Isolated gate driver challenges and solutions TIPL 504 TI Precision Labs – Isolated Gate Drivers

Presented and Prepared by Derek Payne





General Challenges – Enable/Disable







General Challenges – Undervoltage Lockout



VCCI UVLO T	THRESHOLDS					
V _{VCCI_ON}	Rising threshold		2.55	2.7	2.85	V
V _{VCCI_OFF}	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V _{VCCI_HYS}	Threshold hysteresis			0.2		V
UCC21521AD	W UVLO THRESHOLDS (5-V UVLO	VERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		5.2	5.8	6.3	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		4.9	5.5	6	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			0.3		V
UCC21521DV	V UVLO THRESHOLDS (8-V UVLO V	ERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		8	8.5	9	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		7.5	8	<mark>8.5</mark>	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			0.5		V
UCC21521CD	W UVLO THRESHOLDS (12-V UVLC	VERSION)				
V _{VDDA_ON} , V _{VDDB_ON}	Rising threshold VDDA_ON, VDDB_ON		12.5	13.5	14.5	V
V _{VDDA_OFF} , V _{VDDB_OFF}	Falling threshold VDDA_OFF, VDDB_OFF		11.5	12.5	13.5	V
V _{VDDA_HYS} , V _{VDDB_HYS}	Threshold hysteresis			1.0		V

File	Edit	Vertical	Horiz/Acq	Trig	Display	Cursors	Measure	Mask	Math	MyScope	Analyze	Utilities	Help						Tek		X
		لجنجي				0					6	ببلياب									
										-		-							1		
	A R																				
T							distançı dava bu														
										-											
-										ra tok <mark>a</mark> na T											
LVE	DDA_B									-										112-7	+
Y														Print west	and and the second						
						3. 															
	<u>k 1</u> 0	* * 1	- 16 A - 16		1		-16 M -16		16 - 10 1	* * *			t bi it		la 1 -1a						
Fo	UTA					ala i Lina				-											
4	and the			di di di di							The second second					1		al the star		-	
												le sites			in Astin i	June					
E										-				n Malana and	totopos ghann						
						2				1		\$									
										-											
Eot	UTB	enter o cere i	an a				and the literation of the lateration	And the state of the state			يترابيك وتر						in and the		areas de ste	old olm	de moner
F					elletilleter af Disset		alan bi ayan ya		dents and	10000000 <u>0</u> 000 +										NILLES CO.	
E	<u>1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -</u>	a rel	ne ár ne	-1	i n	, di	to ar to	a İ	i n	n n [‡]		- 1 - I	î lê îr		ie ir ie	- Yr		<u>r=1</u>	r İ	<u>1997</u>	
	C1	5.0V/div	1	IMQ E	_₩ :500M		-200n	nV	11	-400ns		A' C2) / 3.8V			20.0	us 100	0.0MS/s	3	10.0ns/p	ot
	C2	10.0V/div			₩:250M		19.4V		t2	54.6µs	27					Run 580 a	S	Sample	F	L:20.0k	
	C4	10.0V/div		IMQ E	₩:500M		356.4	kV/s	1/Δ1	18.18kH	z					Auto	Nov	ember	04, 201	6 17:1	6:47





Output Challenges – Split Outputs





4

Output Challenges – Miller Clamp





Protection Challenges – Desaturation Detection and Soft Turn Off







Protection Challenges – Channel-to-Channel Isolation Rating





g	Voltage rating (Vrms)
	630
	800
	800



Protection Challenges – Programmable Dead Time



lek Run

	Trig'd				
	<u>Vidostinidzilluoza</u>				
[]				
		· · · …			
		······			
2.50GS/s 20M points	1 5	2.84 V			
)			
	30 J	an 2017			
	(18:5	5:44)			

M 800µs



Thanks for your time! Please try the quiz.



Isolated Gate Driver Challenges and Solutions Multiple Choice Quiz

TI Precision Labs – Isolation





Drivers with differential inputs can emulate an enable function with no additional circuitry by _____ 1.

- Sensing a special pattern on the input a.
- Dropping the internal supply voltage below the UVLO threshold b.
- Using one input as the PWM input, and the other input as an enable/disable pin C.
- This isn't possible, an external logic gate must be used d.

Different undervoltage lockout levels are used for _____ 2.

- Logic-level MOSFETs, power MOSFETs, and IGBTs/SiC MOSFETs a.
- **Bipolar junction transistors and MOSFETs** b.
- Power MOSFETs in parallel C.
- Different undervoltage lockout levels are not used by gate drivers d.

Which of these is NOT a feature designed to help drive IGBTs and SiC MOSFETs? 3.

- Miller clamp a.
- b. Split outputs
- Desaturation/overcurrent detection C.
- 8V undervoltage lockout options d.





The channel-to-channel isolation rating is _____ 4.

- Only applicable for half-bridge structures a.
- Unipolar (one channel must be at a higher DC voltage than the other at all times) b.
- Always the same as the control-to-output isolation rating C.
- Determined largely by package geometry and pin/leadframe spacing d.

Integrated dead time control circuits 5.

- Disable the gate driver when both inputs go high, and raise a fault on the control side a.
- Hold the outputs low whenever both inputs are high, and for a fixed time after one input goes low b.
- Measure the duration and order of a sequence of pulses, and repeat those pulses with added dead time inserted C.
- Power down the gate driver during power converter sleep mode, preventing unnecessary energy expenditure d.





Isolated Gate Driver Challenges and Solutions Multiple Choice Quiz – Solutions

TI Precision Labs – Isolation





- Drivers with differential inputs can emulate an enable function with no additional circuitry by _____ 1.
 - Sensing a special pattern on the input a.
 - Dropping the internal supply voltage below the UVLO threshold b.
 - Using one input as the PWM input, and the other input as an enable/disable pin C.
 - This isn't possible, an external logic gate must be used d.
- Different undervoltage lockout levels are used for _____ 2.
 - Logic-level MOSFETs, power MOSFETs, and IGBTs/SiC MOSFETs **a.**
 - **Bipolar junction transistors and MOSFETs** b.
 - Power MOSFETs in parallel C.
 - Different undervoltage lockout levels are not used by gate drivers d.

Which of these is NOT a feature designed to help drive IGBTs and SiC MOSFETs? 3.

- Miller clamp a.
- b. Split outputs
- Desaturation/overcurrent detection C.
- 8V undervoltage lockout options d.





The channel-to-channel isolation rating is _____ 4.

- Only applicable for half-bridge structures a.
- Unipolar (one channel must be at a higher DC voltage than the other at all times) b.
- Always the same as the control-to-output isolation rating C.
- Determined largely by package geometry and pin/leadframe spacing d.

Integrated dead time control circuits 5.

- Disable the gate driver when both inputs go high, and raise a fault on the control side a.
- Hold the outputs low whenever both inputs are high, and for a fixed time after one input goes low b.
- Measure the duration and order of a sequence of pulses, and repeat those pulses with added dead time inserted C.
- Power down the gate driver during power converter sleep mode, preventing unnecessary energy expenditure d.





