# High Where power supply design meets collaboration

Resolving high-voltage gate driver challenges in wide V<sub>IN</sub>/V<sub>OUT</sub> converters

By: Ritesh Oza



## What will I get out of this session?

- Purpose:
- ✓ Review full-bridge and buck-boost topologies (telecom/RRU/others)
- ✓ Understand gate driver challenges in these topologies
- Discuss possible solutions to these gate driver challenges
- Systems that have wide input wide output requirement will face the same challenges

- Part numbers mentioned:
  - UCC21225, UCC27710/2
  - UCD3138, LM5161
- Reference designs mentioned:
  - PMP20587
- Relevant end equipment:
  - Telecom power supplies
  - Automotive power supplies
  - Merchant supplies



Challenges in designing advanced power supplies?

- Robustness
- Efficiency
- Density
- Wide input/output range
- Cost sensitivity



Full-bridge – popular topology used in RRU power supplies





Challenges/observations with full-bridge full-bridge topology



- Multiple primary and secondary side bias exist
- Secondary side control
- 100V half-bridge drivers for primary side
- >100V half-bridge driver for secondary side
- Isolated gate driver can replace isolator and primary side half-bridge driver



Challenges/observations with full-bridge full-bridge topology



- Need two dual channel isolated driver
- If controller is on primary side, then use two isolated gate drivers on secondary side and 100V half-bridge driver on primary side
- Good switching characteristics, robustness, and size of the gate driver is important

![](_page_5_Picture_6.jpeg)

Buck-boost popular topology used in RRU power supplies

![](_page_6_Figure_2.jpeg)

 $V_{o} = -V_{in} \times (D / 1-D)$ 

Where –

- V<sub>o</sub> = output voltage
- V<sub>in</sub> = input voltage
- $D = duty ratio (T_{on}/T)$
- No galvanic isolation
- Multiple phases required to match power rating of full-bridge

![](_page_6_Picture_10.jpeg)

Challenges/observations with synchronous buck-boost

![](_page_7_Figure_2.jpeg)

- Separate controller ground and driver ground
- Level shift between controller output and driver input is required
- Requires at least two bias supplies
- Isolated gate driver can be used
  - Better CMTI & noise immunity
  - Large package size
  - Cost

![](_page_7_Picture_10.jpeg)

Challenges/observations with synchronous buck-boost

![](_page_8_Figure_2.jpeg)

- For higher power multi-phase buck-boost is generaly used
- Phases are generally interleaved for output ripple rejection
- Isolated driver and low-side driver can be used in multi-phase buck-boost if input to the lowside driver is isolated through normal signal isolator

![](_page_8_Picture_6.jpeg)

What are key gate driver considerations?

- Voltage rating
- Number of channels
- Drive strength or rise/fall time
- Propagation delay
- Delay matching
- Robust (negative voltage handling)
- Package size
- Cost

![](_page_9_Picture_10.jpeg)

Gate driver considerations – UCC21225 characteristics

![](_page_10_Figure_2.jpeg)

Excellent switching characteristics (fast rise/fall times, low propagation delay, and low delay mismatch) of gate driver IC is a must requirement to achieve high efficiency

![](_page_10_Picture_4.jpeg)

## Gate driver considerations – UCC21225 characteristics

![](_page_11_Figure_2.jpeg)

![](_page_11_Picture_3.jpeg)

## Another approach with synchronous buck-boost

![](_page_12_Figure_2.jpeg)

- Separate controller ground and driver ground
- Level shift between controller output and driver input is a must
- Requires at least two bias supplies
- Half-bridge driver can be used
  - Good negative voltage handling
  - Smaller package size
  - Cost effective
  - Discrete level-shifter considerations

![](_page_12_Picture_11.jpeg)

## Discrete level shifter at the input Of HB driver

![](_page_13_Figure_2.jpeg)

Ch1=HO Ch2=LO Ch3=HI LS input Ch4=LI LS input DR<sub>Prop. Delay</sub>=23ns

- Additional prop. delay due to LS=4ns
- Additional delay mismatch due to LS=1ns

![](_page_13_Figure_6.jpeg)

![](_page_13_Picture_7.jpeg)

## Level shifter implementation challenges/considerations

#### Digital controller output

➤ 3.3V or less voltage

 ✓ Low voltage makes it difficult to generate output voltage higher than gate driver input high threshold without increasing the level shifter load resistor (R<sub>L</sub>) or without increasing the current

#### 10mA or less current

 ✓ Low digital controller output current forces the design toward high level shifter input resistor, which in turn causes larger propagation delay through level shifter and large rise/fall time

![](_page_14_Picture_7.jpeg)

Level shifter implementation challenges/considerations

#### Discrete transistors

Power dissipation

 ✓ Better timing characteristic requires higher current through the transistor. This high current in combination with high bus voltage causes high power dissipation on the transistor.

#### Parameter variations

 ✓ Variations in capacitance and other transistor characteristics might introduce larger prop delay and delay mismatch

![](_page_15_Picture_7.jpeg)

## Possible solutions to level shifter challenges

#### Better level shifter

Level shifter can be redesigned for better performance, but the component count will increase and therefore also the cost and area required on the board

#### Bigger/better transistor

High bandwidth transistor can possibly improve the performance, but it will cost more

#### Reduce emitter current

Increasing RE and RC will reduce the current further and that will reduce the power dissipation, but the propagation delay might increase

![](_page_16_Picture_8.jpeg)

## Level shifter performance with half-bridge driver

![](_page_17_Figure_2.jpeg)

Note: disregard second scope measurement (i.e. 72ns). This is due to triggering error of the scope. Actual measurement is close to the first one (33ns, 37ns).

![](_page_17_Picture_4.jpeg)

## Modified level shifter at the input of HB driver

![](_page_18_Figure_2.jpeg)

Resistor added to share the transistor power dissipation
Resistor values increased to reduce current & dissipation

 $R_{B}$ =511Ω,  $R_{L}$ =650Ω,  $R_{C}$ =3.3kΩ,

 $\rm I_B$  < 3.3mA (compared to 10mA with original design) Total prop. delay increases to ~50ns

 $Q_{P_Diss}$ =~175mW

![](_page_18_Picture_7.jpeg)

Modified level shifter performance with half-bridge driver

![](_page_19_Figure_2.jpeg)

## Summary

- Full-bridge topology with full-bridge synchronous rectifier and negative input synchronous buck-boost converters are commonly used power supply topologies in remote radio units (RRU)
- Half-bridge gate drivers rated at >100V, with good drive strength, small in size, and good negative voltage handling capability can be used in both full-bridge and synchronous buck-boost topologies
- External level shifter need to be used in conjunction with half-bridge drivers in these topologies but adds propagation delay, delay matching, and components
- Good isolated gate driver (size, performance, cost) can be the optimum solution in these applications

![](_page_20_Picture_6.jpeg)

Thank you

Ritesh Oza

Systems Engineer

r-oza@ti.com

![](_page_21_Picture_5.jpeg)

![](_page_22_Picture_0.jpeg)

© Copyright 2018 Texas Instruments Incorporated. All rights reserved.