TI-RSLK Module 7 - Lab video 7.1 – Running the FSM starter code
00:02:34
|
27 OKT. 2017
In this particular portion of the lab, you're going to observe the bug in the initial finite state implementation. And your goal in this lab is to expand the number of states so this error is removed.