

ISO774xU Ultra-Wide Package, Reinforced, Quad-Channel Digital Isolators

1 Features

- **Functional Safety-Capable** (Planned)
 - Documentation available to aid IEC 61508 system design
- Up to 50Mbps data rate
- Robust SiO₂ isolation barrier:
 - High lifetime at up to 1500V_{RMS} and 2121V_{DC} working voltage
 - Up to 12.8kV surge capability
 - Up to ±100kV/μs minimum CMTI
 - Wide temperature range: –40°C to 125°C ambient operating
- Supply range: 2.25V to 5.5V
- Default output *high* (ISO774xU) and *low* (ISO774xUF) options
- Low propagation delay: 13ns typical at 5V
- Supports SPI up to: 13.8MHz at 5V
- Low pulse width distortion: 6.7ns maximum at 5V
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - Low emissions
- Ultra-Wide Package: Ultra-Wide-SSOP (DUW-16) Package
- Safety-Related Certifications (Planned):
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 and CSA CAS Notice No. 5A
 - IEC 62368-1, IEC 61010-1 and GB 4943.1 certifications

2 Applications

- **Energy Infrastructure**
 - Solar Energy
 - Energy storage system
 - Smart meter, Electricity meter
 - EV Charging
- **Power delivery**
- **Medical and healthcare**
- **Industrial Applications**
 - Industrial automation
 - Building automation

3 Description

The ISO774xU devices are digital isolators in ultra-wide package with >21.2mm creepage and clearance distance. They are designed for applications requiring high working voltages at high altitudes with a single stage digital isolator, removing the need for a second isolator and isolated power island. The devices are certified by VDE, TUV, UL, and CQC.

The ISO774xU devices provide high EMC performance while isolating CMOS or LVCMOS digital I/Os. ISO774xU uses SiO₂ as the isolation barrier. Each isolation channel has a logic input and output buffer separated by the insulation barrier. These devices come with enable pins that can be used to put the respective outputs in high impedance.


The ISO7741U and ISO7741UF devices have one reverse-direction channel. The ISO7742U and ISO7742UF devices have two reverse-direction channels.

In the event of input power or signal loss, the default output is *high* for devices without the suffix F and *low* for devices with the suffix F. See the [Device Functional Modes](#) section for further details.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ISO7741U, ISO7741UF ISO7742UF	Ultra-Wide-SSOP (DUW-16) ⁽³⁾	10.3mm × 26.15mm

- (1) For more information, see [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) Please refer to Packaging Information table on the Package Option Addendum page in the [Mechanical, Packaging, and Orderable Information](#) section for Production or Preproduction status for specific device and package.



V_{CCI}=Input supply, V_{CCO}=Output supply
GNDI=Input ground, GNDO=Output ground

Simplified Schematic



Table of Contents

1 Features	1	7 Parameter Measurement Information	21
2 Applications	1	8 Detailed Description	23
3 Description	1	8.1 Overview.....	23
4 Device Comparison	3	8.2 Functional Block Diagram.....	23
5 Pin Configuration and Functions	4	8.3 Feature Description.....	24
6 Specifications	6	8.4 Device Functional Modes.....	24
6.1 Absolute Maximum Ratings.....	6	8.5 Device I/O Schematics.....	25
6.2 ESD Ratings.....	6	9 Application and Implementation	26
6.3 Recommended Operating Conditions.....	7	9.1 Application Information.....	26
6.4 Thermal Information.....	8	9.2 Typical Application.....	26
6.5 Power Ratings.....	8	9.3 Power Supply Recommendations.....	28
6.6 Safety-Related Certifications.....	9	9.4 Layout.....	28
6.7 Safety Limiting Values.....	10	10 Device and Documentation Support	30
6.8 Electrical Characteristics—5-V Supply.....	11	10.1 Documentation Support.....	30
6.9 Supply Current Characteristics—5-V Supply.....	12	10.2 Receiving Notification of Documentation Updates..	30
6.10 Electrical Characteristics—3.3-V Supply.....	13	10.3 Support Resources.....	30
6.11 Supply Current Characteristics—3.3-V Supply.....	14	10.4 Trademarks.....	30
6.12 Electrical Characteristics—2.5-V Supply	15	10.5 Electrostatic Discharge Caution.....	30
6.13 Supply Current Characteristics—2.5-V Supply.....	16	10.6 Glossary.....	30
6.14 Switching Characteristics—5-V Supply.....	17	11 Revision History	30
6.15 Switching Characteristics—3.3-V Supply.....	18	12 Mechanical, Packaging, and Orderable Information	30
6.16 Switching Characteristics—2.5-V Supply.....	19	12.1 Mechanical Data.....	31
6.17 Insulation Characteristics Curves.....	20		

4 Device Comparison

Table 4-1. Device Comparison Table

DEVICE NAME	TOTAL CHANNELS	REVERSE CHANNELS	DEFAULT OUTPUT	PACKAGE	CREEPAGE & CLEARANCE	VDE RATING	CMTI
ISO7741UDUWR	4	1	HIGH	Ultra-Wide-SSOP (DUW-16)	>21.2mm	Reinforced	±150kV/μs typical, ±100kV/μs minimum
ISO7741UFDUWR			LOW				
ISO7742UDUWR		2	HIGH				
ISO7742UFDUWR			LOW				

ISO77 **Xx** U **Y** DUW R





Figure 4-1. Device Nomenclature


5 Pin Configuration and Functions

ADVANCE INFORMATION



Not to scale

Figure 5-1. ISO7741U and ISO7741UF Top View



Not to scale

Figure 5-2. ISO7742U and ISO7742UF Top View

Table 5-1. Pin Functions

NAME	PIN		Type ⁽¹⁾	DESCRIPTION
	ISO7741U	ISO7742U		
EN1	3	3	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	6	6	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	4, 14	4, 14	—	Ground connection for V _{CC1}
GND2	5, 11	5, 11	—	Ground connection for V _{CC2}
INA	15	15	I	Input, channel A
INB	16	16	I	Input, channel B
INC	1	8	I	Input, channel C
IND	7	7	I	Input, channel D
NC	—	—	—	Not connected
OUTA	10	10	O	Output, channel A
OUTB	9	9	O	Output, channel B
OUTC	8	1	O	Output, channel C
OUTD	2	2	O	Output, channel D
V _{CC1}	13	13	—	Power supply, side 1
V _{CC2}	12	12	—	Power supply, side 2

(1) I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at INx, OUTx, ENx	-0.5	$V_{CCX} + 0.5$ ⁽³⁾	V
I_o	Output current	-15	15	mA
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins	±6000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±1500	

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply Voltage	2.25		5.5	V
$V_{CC(UVLO+)}$	UVLO threshold when supply voltage is rising		2	2.25	V
$V_{CC(UVLO-)}$	UVLO threshold when supply voltage is falling	1.7	1.8		V
$V_{HYS(UVLO)}$	Supply voltage UVLO hysteresis	100	200		mV
I_{OH}	High level output current	$V_{CCO} = 5\text{ V}$ ⁽¹⁾		-4	mA
		$V_{CCO} = 3.3\text{ V}$		-2	
		$V_{CCO} = 2.5\text{ V}$		-1	
I_{OL}	Low level output current	$V_{CCO} = 5\text{ V}$		4	mA
		$V_{CCO} = 3.3\text{ V}$		2	
		$V_{CCO} = 2.5\text{ V}$		1	
V_{IH}	High level Input voltage	$0.7 \times V_{CCI}$ ⁽¹⁾		V_{CCI}	V
V_{IL}	Low level Input voltage	0	$0.3 \times V_{CCI}$		V
DR	Data Rate ⁽²⁾			50	Mbps
T_A	Ambient temperature	-55	25	125	°C

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

(2) 50 Mbps is the maximum specified data rate, although higher data rates are possible.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO774x	UNIT
		DUW (SSOP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	75.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	31.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	57.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	55.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO7741U						
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15 pF, Input a 25-MHz 50% duty cycle square wave			134.2	mW
P _{D1}	Maximum power dissipation (side-1)				51.4	mW
P _{D2}	Maximum power dissipation (side-2)				82.75	mW
ISO7742U						
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15 pF, Input a 25-MHz 50% duty cycle square wave			143.6	mW
P _{D1}	Maximum power dissipation (side-1)				71.8	mW
P _{D2}	Maximum power dissipation (side-2)				71.8	mW

6.6 Safety-Related Certifications

VDE	UL	CQC	TUV
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to UL 1577 and CSA CAS Notice No. 5A	Plan to certify according to GB4943.1	Plan to certify according to EN 61010-1 and EN 62368-1
Certificate planned	Certificate planned	Certificate planned	Certificate planned

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DUW-16 PACKAGE						
I _S	Safety input, output, or supply current	R _{θJA} = 75.2°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C			302.2	mA
		R _{θJA} = 75.2°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C			461.7	
		R _{θJA} = 75.2°C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C			604.4	
P _S	Safety input, output, or total power				1662.2	mW
T _S	Maximum safety temperature	R _{θJA} = 75.2°C/W, T _J = 150°C, T _A = 25°C			150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the table above is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$$P_S = I_S \times V_I, \text{ where } V_I \text{ is the maximum input voltage.}$$

6.8 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -4\text{ mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms	$V_{CCO} - 0.4$ ⁽¹⁾	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 4\text{ mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms		0.2	0.4	V
$V_{IT+(IN)}$	Rising input switching threshold			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CCI}$ ⁽¹⁾ at INx			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at INx	-10			μA
I_{IH}	High-level input current	$V_{IH} = V_{CCI}$ ⁽¹⁾ at ENx			20	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at ENx	-20			μA
CMTI	Common mode transient immunity	$V_I = V_{CCI}$ or 0 V , $V_{CM} = 1200\text{ V}$; See Figure 1-1	100	150		$\text{kV}/\mu\text{s}$
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{CC} = 5\text{ V}$		2		pF

- (1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}
 (2) Measured from input pin to same side ground.

6.9 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7741							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		1.6	2.2	mA
			I_{CC2}		1.1	1.6	
	EN1 = EN2 = 0 V; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		4.9	6.3	
			I_{CC2}		2.2	2.8	
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		2	2.9	mA
			I_{CC2}		2.4	3.7	
	EN1 = EN2 = V_{CCI} ; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		5.4	6.8	
			I_{CC2}		3.6	5.2	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		3.8	4.95	mA
			I_{CC2}		3.2	4.85	
		10 Mbps	I_{CC1}		4.5	5.75	
			I_{CC2}		4.8	6.65	
		50 Mbps	I_{CC1}		7.6	9.35	
			I_{CC2}		12.3	15.05	
ISO7742							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		1.5	2	mA
			I_{CC1}, I_{CC2}		3.7	4.6	
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		2.3	3.5	mA
			I_{CC1}, I_{CC2}		4.6	6	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}, I_{CC2}		3.8	5.15	mA
		10 Mbps	I_{CC1}, I_{CC2}		4.9	6.6	
		50 Mbps	I_{CC1}, I_{CC2}		10.5	13.05	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

6.10 Electrical Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -2\text{mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms	$V_{CCO} - 0.3$ ⁽¹⁾	3.2		V
V_{OL}	Low-level output voltage	$I_{OL} = 2\text{mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms		0.1	0.3	V
$V_{IT+(IN)}$	Rising input switching threshold			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$ ⁽¹⁾	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CCI}$ ⁽¹⁾ at INx			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx	-10			μA
I_{IH}	High-level input current	$V_{IH} = V_{CCI}$ ⁽¹⁾ at ENx			30	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$ at ENx	-30			μA
CMTI	Common mode transient immunity	$V_I = V_{CCI}$ or 0 V , $V_{CM} = 1200 \text{ V}$; See Figure 1-1	100	150		$\text{kV}/\mu\text{s}$
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi f t)$, $f = 2 \text{ MHz}$, $V_{CC} = 3.3 \text{ V}$		2.8		pF

(1) $V_{CCI} = \text{Input-side } V_{CC}$; $V_{CCO} = \text{Output-side } V_{CC}$

(2) Measured from input pin to same side ground.

6.11 Supply Current Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7741							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		1.6	2.1	mA
			I_{CC2}		1.1	1.5	
	EN1 = EN2 = 0 V; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		4.9	6.3	
			I_{CC2}		2.2	2.7	
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		2	2.8	mA
			I_{CC2}		2.4	3.7	
	EN1 = EN2 = V_{CCI} ; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		5.3	6.8	
			I_{CC2}		3.6	5.1	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		3.8	4.8	mA
			I_{CC2}		3.1	4.7	
		10 Mbps	I_{CC1}		4.2	5.3	
			I_{CC2}		4.3	6	
		50 Mbps	I_{CC1}		6.3	7.75	
			I_{CC2}		9.6	12.2	
ISO7742							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		1.5	2	mA
			I_{CC1}, I_{CC2}		3.6	4.6	
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		2.3	3.4	mA
			I_{CC1}, I_{CC2}		4.6	5.9	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}, I_{CC2}		3.6	5	mA
		10 Mbps	I_{CC1}, I_{CC2}		4.5	5.9	
		50 Mbps	I_{CC1}, I_{CC2}		8.3	10.35	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

ADVANCE INFORMATION

6.12 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms	$V_{CCO} - 0.2^{(1)}$	2.45		V
V_{OL}	Low-level output voltage	$I_{OL} = 1\text{mA}$; See Switching Characteristics Test Circuit and Voltage Waveforms		0.05	0.2	V
$V_{IT+(IN)}$	Rising input switching threshold			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx	-10			μA
I_{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at ENx			30	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$ at ENx	-30			μA
CMTI	Common mode transient immunity	$V_I = V_{CCI}$ or 0 V , $V_{CM} = 1200 \text{ V}$; See Figure 1-1	100	150		$\text{kV}/\mu\text{s}$
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi f t)$, $f = 2 \text{ MHz}$, $V_{CC} = 2.5 \text{ V}$		2.8		pF

(1) $V_{CCI} = \text{Input-side } V_{CC}$; $V_{CCO} = \text{Output-side } V_{CC}$

(2) Measured from input pin to same side ground.

6.13 Supply Current Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7741								
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		1.6	2.2	mA	
			I_{CC2}		1	2.8		
	EN1 = EN2 = 0 V; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		4.8	6.3		
			I_{CC2}		2.1	2.8		
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7741); $V_I = 0\text{ V}$ (ISO7741 with F suffix)		I_{CC1}		2	2.9	mA	
			I_{CC2}		2.3	3.9		
	EN1 = EN2 = V_{CCI} ; $V_I = 0\text{ V}$ (ISO7741); $V_I = V_{CCI}$ (ISO7741 with F suffix)		I_{CC1}		5.3	6.8		
			I_{CC2}		3.6	5.25		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$		1 Mbps	I_{CC1}		3.7	4.8	mA
				I_{CC2}		3.1	4.7	
			10 Mbps	I_{CC1}		4.1	5.2	
				I_{CC2}		4	5.65	
			50 Mbps	I_{CC1}		5.6	6.95	
				I_{CC2}		7.9	10.2	
ISO7742								
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		1.5	1.9	mA	
	EN1 = EN2 = 0 V; $V_I = 0\text{ V}$ ⁽¹⁾ (ISO7742); $V_I = V_{CCI}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		3.6	4.6		
Supply current - DC signal	EN1 = EN2 = V_{CCI} ; $V_I = V_{CCI}$ ⁽¹⁾ (ISO7742); $V_I = 0\text{ V}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		2.3	3.4	mA	
	EN1 = EN2 = V_{CCI} ; $V_I = 0\text{ V}$ (ISO7742); $V_I = V_{CCI}$ (ISO7742 with F suffix)		I_{CC1}, I_{CC2}		4.6	5.9		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$		1 Mbps	I_{CC1}, I_{CC2}		3.6	4.95	mA
			10 Mbps	I_{CC1}, I_{CC2}		4.2	5.65	
			50 Mbps	I_{CC1}, I_{CC2}		7	8.9	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

ADVANCE INFORMATION

6.14 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Switching Characteristics Test Circuit and Voltage Waveforms			18.1	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $				6.7	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			4.9	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				4.9	ns
t_r	Output signal rise time	See Switching Characteristics Test Circuit and Voltage Waveforms			4.35	ns
t_f	Output signal fall time				5.7	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output	See Figure 1-1			22.9	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output				20	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x				20	ns
	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix				8.5	μs
t_{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x				8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix				20	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below 1.7V. See Figure 1-1			0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 50 Mbps				ns

- (1) Also known as pulse skew.
- (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.15 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Switching Characteristics Test Circuit and Voltage Waveforms	6		18.55	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $				6.35	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				5	ns
t_r	Output signal rise time	See Switching Characteristics Test Circuit and Voltage Waveforms			3.55	ns
t_f	Output signal fall time				3	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output	See Figure 1-1			31.5	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output				30	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x				30	ns
	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix				8.5	μs
t_{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x				8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix				30	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below 1.7V. See Figure 1-1			0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 50 Mbps				ns

(1) Also known as pulse skew.

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—2.5-V Supply



$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Switching Characteristics Test Circuit and Voltage Waveforms	7.5		21.6	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $				5.9	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			5.5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				5.5	ns
t_r	Output signal rise time	See Switching Characteristics Test Circuit and Voltage Waveforms			4.75	ns
t_f	Output signal fall time				4.9	ns
t_{PHZ}	Disable propagation delay, high-to-high impedance output	See Figure 1-1			41.5	ns
t_{PLZ}	Disable propagation delay, low-to-high impedance output				40	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output for ISO774x				40	ns
	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix				8.5	μs
t_{PZL}	Enable propagation delay, high impedance-to-low output for ISO774x				8.5	μs
	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix				40	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below 1.7V. See Figure 1-1			0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 50 Mbps				ns

- (1) Also known as pulse skew.
- (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


6.17 Insulation Characteristics Curves

Insulation Characteristics Curves for Ultra-Wide-SSOP (DUW-16) Package




ADVANCE INFORMATION

7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50kHz, 50% duty cycle, $t_r \leq 1$ ns, $t_f \leq 1$ ns, $Z_0 = 50\Omega$. At the input, 50Ω resistor is required to terminate INx (input) generator signal. The 50Ω resistor is not needed in the actual application.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-1. Switching Characteristics Test Circuit and Voltage Waveforms







- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10mV/ns

Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. $ENx = V_{CC}$, channels are enabled during CMTI test.

Figure 7-3. Common-Mode Transient Immunity Test Circuit



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 10\text{ kHz}$, 50% duty cycle, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$, $Z_O = 50\ \Omega$.
- B. $C_L = 15\text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-4. Enable Propagation Delay Time Test Circuit and Waveform

8 Detailed Description

8.1 Overview

The ISO774xU family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier.

The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The ISO774xU devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of an OOK Based Digital Isolator

Figure 8-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 8-2. On-Off Keying (OOK) Based Modulation Scheme

8.3 Feature Description

Table 8-1 provides an overview of the device features.

Table 8-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE
ISO7741U	3 Forward 1 Reverse	50Mbps	High	DUW-16
ISO7741UF	3 Forward 1 Reverse	50Mbps	Low	DUW-16
ISO7742U	2 Forward 2 Reverse	50Mbps	High	DUW-16
ISO7742UF	2 Forward 2 Reverse	50Mbps	Low	DUW-16

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are defined and tested by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO774xU family of devices incorporates many chip-level design techniques to help overall system robustness.

8.4 Device Functional Modes


The following table lists the functional modes for the ISO774xU devices.

Table 8-2. Function Table

V _{CCI} ⁽¹⁾	V _{CCO}	INPUT (IN _x)	OUTPUT ENABLE (EN _x)	OUTPUT (OUT _x)	COMMENTS
PU	PU	H	H or open	H	Normal Operation: A channel output assumes the logic state of the input.
		L	H or open	L	
		Open	H or open	Default	Default mode: When IN _x is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO774xU and <i>Low</i> for ISO774xUF (with F suffix).
X	PU	X	L	Z	A low value of output enable causes the outputs to be high-impedance.
PD	PU	X	H or open	Default	Default mode: When V _{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO774xU and <i>Low</i> for ISO774xUF (with F suffix). When V _{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V _{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	X	Undetermined	When V _{CCO} is unpowered, a channel output is undetermined ⁽²⁾ . When V _{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of the input.

- (1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ V_{CC,RO(MIN)}); PD = Powered down (V_{CC} ≤ V_{CC_UVLO-}); X = Irrelevant; H = High level; L = Low level; Z = High Impedance
 (2) The outputs are in undetermined state when V_{CC_UVLO-} ≤ V_{CCI} or V_{CCO} < V_{CC} ≥ V_{CC,RO(MIN)}.

8.5 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 8-3. Device I/O Schematics

ADVANCE INFORMATION

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The ISO774xU devices are high-performance, low power, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for parallel (multiple) driver applications. The ISO774xU devices use single-ended CMOS-logic switching technology.

The supply voltage range is from 2.25V to 5.5V for both supplies, V_{CC1} and V_{CC2} . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within the Section 6.3 section. As an example, supplying ISO774xU V_{CC1} with 3.3V (which is within 2.25V to 5.5V) and V_{CC2} with 5V (which is also within 2.25V to 5.5V) is possible. You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

Figure 9-1 shows the isolated serial peripheral interface (SPI).




Figure 9-1. Isolated SPI for an Analog Input Module With 16 Inputs

9.2.1 Design Requirements

To design with these devices, use the parameters listed in [Table 9-1](#).

Table 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25V to 5.5V
Decoupling capacitor between V_{CC1} and GND1	0.1 μ F
Decoupling capacitor from V_{CC2} and GND2	0.1 μ F

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO774xU family of devices only require two external bypass capacitors to operate.




Figure 9-2. Typical ISO774xU Circuit

ADVANCE INFORMATION

9.3 Power Supply Recommendations

To provide reliable operation at data rates and supply voltages, a 0.1µF bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' [SN6501](#) or [SN6505B](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies](#) or [SN6505B Low-noise, 1A Transformer Drivers for Isolated Power Supplies](#).

9.4 Layout

9.4.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see [Figure 9-3](#)). Layer stacking for a four layer board must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This design makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#) application note.

9.4.2 Layout Example




Figure 9-3. Layout Example




Figure 9-4. Layout Example PCB Cross Section

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [ISO7741U Technical Documents](#)
- Texas Instruments, [ISO7742U Technical Documents](#)
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies](#), data sheet

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2026	*	Initial Release


12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12.1 Mechanical Data



DUW0016A **PACKAGE OUTLINE**
SSOP - 2.65 mm max height
SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT

DUW0016A

SSOP - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DUW0016A

SSOP - 2.65 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

ADVANCE INFORMATION

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
XISO7741UDUWR	Active	Production	SSOP (DUW) 16	2000 LARGE T&R	-	Call TI	Call TI	-	
XISO7741UFDUWR	Active	Preproduction	SSOP (DUW) 16	2000 LARGE T&R	-	Call TI	Call TI	-	
XISO7742UFDUWR	Active	Preproduction	SSOP (DUW) 16	2000 LARGE T&R	-	Call TI	Call TI	-	

(1) Status: For more details on status, see our [product life cycle](#).

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025