

OPAx620 250MHz, Precision, Rail-to-Rail I/O, CMOS Operational Amplifier

1 Features

- Unity-gain bandwidth: 250MHz
- Wide bandwidth: 100MHz GBW
- High precision:
 - Input offset voltage at 25°C : $\pm 300\mu\text{V}$ (maximum)
 - Input offset voltage (-40°C to 125°C) : $\pm 1\text{mV}$ (maximum)
 - Offset drift: $1.2\mu\text{V}/^\circ\text{C}$ (typical)
- High slew rate: $190\text{V}/\mu\text{s}$
- Low noise: $5.5\text{nV}/\sqrt{\text{Hz}}$
- Rail-to-rail I/O
- High output current: $> 100\text{mA}$
- Low input bias current: 3pA
- Quiescent current: 5.1mA
- Thermal shutdown
- Shutdown $I_Q < 6\mu\text{A}$
- Supply range: 2.5V to 5.5V

2 Applications

- Voltage sensing
- Current sensing
- Active filter
- Photodiode transimpedance amplifier
- Ultrasound
- Optical networking, tunable laser
- High-speed integrator
- Analog-to-digital converter (ADC) input buffer
- Digital-to-analog converter (DAC) output amplifier
- Communications

3 Description

The single OPAx620 is a high-speed, voltage-feedback operational amplifier designed for current sensing and precision applications. Offering unity-gain stability and high output current drive, the OPAx620 delivers enhanced signal-chain precision across temperature, exceeding the performance of conventional wide-bandwidth CMOS amplifiers. Operating with a low quiescent current of 5.1mA per channel, the OPAx620 is suitable for power-sensitive applications.


The OPAx620 operates from a single or dual supply voltage ranging from 2.5V ($\pm 1.25\text{V}$) to 5.5V ($\pm 2.75\text{V}$). It features a wide common-mode input range extending beyond the supply rails, and delivers a rail-to-rail output swing within 30mV of the positive and negative supplies, enabling a wide dynamic range.

The OPAx620 is available in a small 5-pin SOT-23 package and is specified for operation over an extended temperature range of -40°C to $+125^\circ\text{C}$.

Package Information

PART NUMBER	CHANNEL COUNT	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
OPA620	Single	DBV (SOT-23, 5)	$2.9\text{mm} \times 1.6\text{mm}$
OPA2620	Dual	DGK (VSSOP, 8)	$3.0\text{mm} \times 4.9\text{mm}$

- (1) For all available packages, see [Section 12](#).
- (2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable.



Low-Side Current Sensing



Table of Contents

1 Features	1	8.3 Feature Description.....	16
2 Applications	1	8.4 Device Functional Modes.....	17
3 Description	1	9 Application and Implementation	18
4 Device Comparison Table	3	9.1 Application Information.....	18
5 Pin Configuration and Functions	4	9.2 Typical Applications.....	18
6 Specifications	5	9.3 Power Supply Recommendations.....	21
6.1 Absolute Maximum Ratings	5	9.4 Layout.....	22
6.2 ESD Ratings.....	5	10 Device and Documentation Support	24
6.3 Recommended Operating Conditions.....	5	10.1 Documentation Support.....	24
6.4 Thermal Information OPA620	5	10.2 Receiving Notification of Documentation Updates..	24
6.5 Thermal Information OPA2620	6	10.3 Support Resources.....	24
6.6 Electrical Characteristics.....	7	10.4 Trademarks.....	24
6.7 Typical Characteristics.....	9	10.5 Electrostatic Discharge Caution.....	24
7 Parameter Measurement Information	14	10.6 Glossary.....	24
8 Detailed Description	15	11 Revision History	24
8.1 Overview.....	15	12 Mechanical, Packaging, and Orderable Information	24
8.2 Functional Block Diagram.....	15		

4 Device Comparison Table

FEATURES	PRODUCT
100MHz GBW, RRIO, CMOS	OPAx354
Shutdown version of OPAx354 family	OPAx357
200MHz GBW, rail-to-rail output, CMOS, shutdown	OPAx355
200MHz GBW, rail-to-rail output, CMOS	OPAx356
38MHz GBW, rail-to-rail input/output, CMOS	OPAx350, OPAx353
75MHz BW G = 2, rail-to-rail output	OPA2631
150MHz BW G = 2, rail-to-rail output	OPA2634
100MHz BW, differential input/output, 3.3V supply	THS412x

5 Pin Configuration and Functions




Figure 5-1. OPA620: DBV Package, 5-Pin SOT-23 (Top View)

Table 5-1. Pin Functions: OPA620

PIN		TYPE	DESCRIPTION
NAME	NO.		
-IN	4	Input	Inverting input
+IN	3	Input	Non-inverting input
OUT	1	Output	Output
V-	2	Power	Negative (lowest) supply
V+	5	Power	Positive (highest) supply




Figure 5-2. OPA2620: DGK Package, 8-Pin VSSOP (Top View)

Table 5-2. Pin Functions: OPA2620

PIN		TYPE	DESCRIPTION
NAME	NO.		
-IN A	2	Input	Inverting input, channel A
-IN B	6	Input	Inverting input, channel B
+IN A	3	Input	Non-inverting input, channel A
+IN B	5	Input	Non-inverting input, channel B
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
V-	4	Power	Negative (lowest) supply
V+	8	Power	Positive (highest) supply

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)		7.5	V
V _I	Signal input terminals	(V–) – 0.5	(V+) + 0.5	V
I _I	Signal input terminals	–10	+10	mA
I _{SC}	Output short-circuit ⁽²⁾	Continuous		
T _A	Operating temperature	–55	125	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	–65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)	2.5		5.5	V
T _A	Specified temperature	–40	25	125	°C

6.4 Thermal Information OPA620

THERMAL METRIC ⁽¹⁾		OPA620	UNIT
		DBV (SOT-23)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	216.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	115.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	83.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	50.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	82.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information OPA2620

THERMAL METRIC ⁽¹⁾		OPA2620	UNIT
		DGK (VSSOP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	150	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	86.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S/2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V _{OS}	Input offset voltage	V _S = 5.5V, T _A = 25°C			±300	μV
		V _S = 5.5V, T _A = −40°C to +125°C			±1	mV
dV _{OS} /dT	Input offset voltage drift	V _S = 5.5V, T _A = −40°C to +125°C		±1.2		μV/°C
PSRR	Power-supply rejection ratio	V _S = 2.7V to 5.5V, V _{CM} = (V _S / 2) − 0.55V		±30	±100	μV/V
PSRR	Power-supply rejection ratio	V _S = 2.7V to 5.5V, V _{CM} = (V _S / 2) − 0.55V, T _A = −40°C to +125°C			±200	μV/V
INPUT BIAS CURRENT						
I _B	Input bias current ⁽²⁾			3	±50	pA
I _{OS}	Input offset current ⁽²⁾			±1	±50	
NOISE						
e _n	Input voltage noise density	f = 1MHz		5.5		nV/√Hz
i _n	Input current noise density	f = 1MHz		300		fA/√Hz
INPUT VOLTAGE RANGE						
V _{CM}	Common-mode voltage		(V−) − 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	V _S = 5.5V, −0.1V < V _{CM} < 3.5V, T _A = 25°C	75	96		dB
		V _S = 5.5V, −0.1V < V _{CM} < 3.5V, T _A = −40°C to +125°C	70			dB
		V _S = 5.5V, −0.1V < V _{CM} < 5.6V, T _A = 25°C	66	68		dB
		V _S = 5.5V, −0.1V < V _{CM} < 5.6V, T _A = −40°C to +125°C	55			dB
INPUT IMPEDANCE						
C _{IN}	Differential			10 ¹³ 2		Ω pF
	Common-mode			10 ¹³ 2		
OPEN-LOOP GAIN						
A _{OL}	Open-loop gain	V _S = 5.5V, 0.3V < V _O < 5.2V, T _A = 25°C	100	120		dB
		V _S = 5.5V, 0.4V < V _O < 5.1V, T _A = −40 to +125°C	90			
FREQUENCY RESPONSE						
f _{−3dB}	Small-signal bandwidth	G = +1, V _O = 100mV _{PP} , R _F = 25Ω		250		MHz
		G = +2, V _O = 100mV _{PP} , R _F = 604Ω		90		
GBW	Gain-bandwidth product	G = +10		100		MHz
f _{0.1dB}	Bandwidth for 0.1dB gain flatness	G = +2, V _O = 100mV _{PP}		40		MHz
SR	Slew rate	V _S = 5.5V, G = +1, 4V step		190		V/μs
		V _S = 5.5V, G = +1, 2V step		150		
		V _S = 3V, G = +1, 2V step		130		
	Rise-and-fall time	G = +1, V _O = 200mV _{PP} , 10% to 90%		3		ns
		G = +1, V _O = 2V _{PP} , 10% to 90%		11		
t _S	Settling time	0.1%, V _S = 5V, G = +1, 2V output step		30		ns
		0.01%, V _S = 5V, G = +1, 2V output step		60		
	Overdrive recovery time	V _{IN} × G = V _S		20		ns
HD2	Second-order harmonic distortion	G = +1, f = 1MHz, V _O = 2V _{PP} , R _L = 200Ω, V _{CM} = (V−) + 1.5V		−79		dBc
HD3	Third-order harmonic distortion	G = +1, f = 1MHz, V _O = 2V _{PP} , R _L = 200Ω, V _{CM} = (V−) + 1.5V		−77		dBc

6.6 Electrical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S/2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Channel-to-channel crosstalk	OPA2620, f = 5MHz		-110		dB
OUTPUT						
	Output voltage swing from supply rails	V _S = 5.5V, V _{ID} = 0.5V		0.02	0.05	V
		V _S = 5.5V, T _A = -40°C to +125°C, V _{ID} = 0.5V			0.1	
I _O	Output current, single, dual, quad ⁽¹⁾ ⁽²⁾	V _S = 5.5V	100			mA
		V _S = 3V		50		
	Closed-loop output impedance	f < 100kHz		0.05		Ω
R _O	Open-loop output resistance			39		Ω
POWER SUPPLY						
I _Q	Quiescent current (per amplifier)	T _A = 25°C, V _S = 5.5V (enabled), I _O = 0A		5.1	6.6	mA
		T _A = -40°C to +125°C			7.9	
THERMAL SHUTDOWN: JUNCTION TEMPERATURE						
	Shutdown			160		°C
	Reset from shutdown			140		°C

(1) See the typical characteristic curves for output voltage swing vs output current.

(2) Specified by design.

6.7 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +1$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S / 2$, unless otherwise noted.




Figure 6-1. Non-inverting Small- Signal Frequency Response




Figure 6-2. Inverting Small- Signal Frequency Response




Figure 6-3. Non-inverting Small- Signal Step Response




Figure 6-4. Non-inverting Large- Signal Step Response




Figure 6-5. 0.1dB Gain Flatness




Figure 6-6. Harmonic Distortion vs Output Voltage

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +1$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S / 2$, unless otherwise noted.




Figure 6-7. Harmonic Distortion vs Non-inverting Gain




Figure 6-8. Harmonic Distortion vs Inverting Gain




Figure 6-9. Harmonic Distortion vs Frequency




Figure 6-10. Harmonic Distortion vs Load Resistance




Figure 6-11. Input Voltage and Current Noise Spectral Density vs Frequency




Figure 6-12. Frequency Response vs Various R_L Values

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +1$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S / 2$, unless otherwise noted.




Figure 6-13. Frequency Response for Various C_L Values




Figure 6-14. Recommended R_S vs Capacitive Load




Figure 6-15. Frequency Response vs Capacitive Load




Figure 6-16. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency




Figure 6-17. Open-Loop Gain and Phase




Figure 6-18. Input Bias Current vs Temperature

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +1$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S / 2$, unless otherwise noted.




Figure 6-19. Output Voltage Swing vs Output Current




Figure 6-20. Supply Current vs Temperature




Figure 6-21. Output Voltage Swing vs Output Current




Figure 6-22. Closed-Loop Output Impedance vs Frequency




Figure 6-23. Output Settling Time to 0.1%




Figure 6-24. Open-Loop Gain vs Temperature

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +1$, $R_F = 0\Omega$, $R_L = 1\text{k}\Omega$, and connected to $V_S / 2$, unless otherwise noted.




Figure 6-25. Offset Voltage Production Distribution




Figure 6-26. Common-mode Rejection Ratio and Power-supply Rejection Ratio vs Temperature





Figure 6-27. Channel-to-channel crosstalk



$V_{IN} = 5.7\text{V}$, $V_{OUT} = 5.5\text{V}$, Frequency = 500kHz

Figure 6-28. Overdrive Recovery

7 Parameter Measurement Information




Figure 7-1. AC Measurement Setup


8 Detailed Description

8.1 Overview

The OPAx620 is a high-speed, voltage-feedback operational amplifier built with CMOS technology. It features rail-to-rail input and output (I/O) and is suitable for applications like current sensing and high-speed signal processing.

This amplifier features a 100MHz gain bandwidth, and 190V/ μ s slew rate and amplifier is a unity-gain stable and operate as a 1V/V voltage follower.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Voltage

The OPAx620 is specified over a power-supply range of 2.7V to 5.5V ($\pm 1.35\text{V}$ to $\pm 2.75\text{V}$). However, the supply voltage ranges from 2.5V to 5.5V ($\pm 1.25\text{V}$ to $\pm 2.75\text{V}$).

8.3.2 Rail-to- Rail Input

The specified input common-mode voltage range of OPAx620 extends 100mV beyond the supply rails. This extended range is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair; see also [Section 8.2](#). The N-channel pair is active for input voltages close to the positive rail, typically $(V+) - 1.2\text{V}$ to 100mV greater than the positive supply. The P-channel pair is active for inputs from 100mV less than the negative supply to approximately $(V+) - 1.2\text{V}$. There is a small transition region, typically $(V+) - 1.5\text{V}$ to $(V+) - 0.9\text{V}$, in which both pairs are active. This 600mV transition region vary $\pm 500\text{mV}$ with process variation. Therefore, the transition region (both input stages active) range from $(V+) - 2\text{V}$ to $(V+) - 1.5\text{V}$ on the low end, up to $(V+) - 0.9\text{V}$ to $(V+) - 0.4\text{V}$ on the high end.

A double-folded cascade adds the signal from the two input pairs and presents a differential signal to the class AB output stage.

8.3.3 Rail-to- Rail Output

A class AB output stage with common-source transistors achieves rail-to-rail output. For high-impedance loads ($> 200\Omega$), the output voltage swing is typically 30mV from the supply rails. With 10Ω loads, a useful output swing is achieved while maintaining high open-loop gain.

8.3.4 Output Drive

The OPAx620 output stage supplies a $\pm 100\text{mA}$ continuous output current and yet provides approximately 3.5V of output swing on a 5V supply. For maximum reliability, do not run a continuous dc current in excess of $\pm 100\text{mA}$.

8.3.5 Capacitive Load and Stability

The OPAx620 can drive a wide range of capacitive loads. However, all op amps may become unstable under certain conditions. Key factors affecting stability include op amp configuration, gain, and load value. Unity-gain configuration makes op amps most susceptible to capacitive loading effects. The capacitive load interacts with the device output resistance and any additional load resistance, creating a pole in the small-signal response that reduces phase margin. See also the [Frequency Response vs Capacitive Load](#) typical characteristic curve ([Frequency Response for Various \$C_L\$ Values](#)).

The OPAx620 topology enhances the ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. See also the [Figure 6-14](#) typical characteristic curves.

[Figure 8-1](#) shows one method of improving capacitive load drive in the unity-gain configuration is to insert a 10Ω to 20Ω resistor in series with the output. This configuration significantly reduces ringing with large capacitive loads; see the [Frequency Response for Various \$C_L\$ Values](#) typical characteristic curve. However, if there is a resistive load in parallel with the capacitive load, R_S creates a voltage divider. This voltage division introduces a DC error at the output and slightly reduces output swing. This error can be insignificant. For instance, with $R_L = 10\text{k}\Omega$ and $R_S = 20\Omega$, there is an error of approximately 0.2% at the output.




Figure 8-1. Series Resistor in Unity- Gain Configuration Improves Capacitive Load Drive

8.4 Device Functional Modes

The OPAx620 devices are powered on when the supply is connected. These devices operate as single-supply operational amplifiers or dual-supply amplifiers depending on the application. The devices are used with asymmetrical supplies, as long as the differential voltage (V_- to V_+) is at least 2.5V and no greater than 5.5V (example: V_- set to $-3.5V$ and V_+ set to $2V$).

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The OPAx620 devices are CMOS, rail-to-rail I/O, high-speed, voltage-feedback operational amplifiers designed for current and voltage sensing, high-speed, and other applications.

The amplifiers feature a 100MHz gain bandwidth, and 190V/ μ s slew rate, are unity-gain stable, and operate as 1V/V voltage followers.

9.2 Typical Applications

9.2.1 Low-Side Current Sensing

The need to accurately and quickly detect the load current through a low-side shunt resistor is a critical application in systems requiring over-current, feedback control loops, battery monitoring, and power-supply monitoring. Load current is often measured using low-side current sensing, which is when the voltage is measured across a shunt-resistor that is placed between the load and ground. One common way to discretely implement low-side current monitoring is to use a current-sense amplifier in a difference configuration, as shown in Figure 9-1.

This approach offers a simple and cost-effective way to measure current, with benefits like:

1. High accuracy with proper offset and drift control.
2. Easy ground-referenced measurement (no need for differential high-voltage handling).
3. Simplified PCB layout and signal processing.
4. Designed for fast fault detection, especially in power electronics and automotive systems.




Figure 9-1. Low-side Current Sensing Circuit

9.2.1.1 Design Requirements

For this design example, use the parameters listed in [Design Parameters](#) as the input parameters.

Table 9-1. Design Parameters

PARAMETER	EXAMPLE VALUE
Supply voltage, V_{CC}	3.3V
Input offset voltage across temperature	± 1 mV
I_{Sense}	100mA - 2A

Table 9-1. Design Parameters (continued)

PARAMETER	EXAMPLE VALUE
R_{Sense}	15m Ω
R_1	5.1 Ω
R_2	510 Ω

9.2.1.2 Detailed Design Procedure

R_{Sense} is chosen in the range of milli ohms for lower power dissipation and high gain due to precision characteristic of OPAx620. The op-amp's low offset voltage and rail to rail output are able to significantly impact measurement accuracy, especially when the shunt voltage is small or the sensed current is low. A larger output voltage swing post calibration allows a larger gain and smaller R_{Sense} for improved accuracy and lower power dissipation.

The output voltage is given by,

$$V_{\text{OUT}} = G \times I_{\text{Sense}} \times R_{\text{Sense}}, \text{ where } G = \frac{R_2}{R_1} = 100\text{V/V} \quad (1)$$

$$\text{Output offset, } V_{\text{OSOUT}} = V_{\text{OSIN}} \times G = \pm 1\text{mV} \times 100 = \pm 0.1\text{mV} \quad (2)$$

$$\text{Max Output Swing, } V_{\text{OPP}} = V_{\text{MAXOUT}} - 2 \times V_{\text{OSOUT}}, \text{ where } V_{\text{MAXOUT}} \text{ is maximum voltage swing at the output} \quad (3)$$

$$V_{\text{OPP}} = (3.3 - 0.2) - 2 \times 0.1\text{mV} = 2.9\text{V} \quad (4)$$

Hence, having precision amplifier gives a larger usable output swing. This setup is a great choice for electric vehicle systems like traction inverters, onboard chargers, and DC/DC converters, where minor current changes and responding to current faults in $< 1\mu\text{s}$ is essential for protecting SiC/GaN-based power stages.

9.2.1.3 Application Curve




Figure 9-2. Max V_{OS} vs Max Output Swing

9.2.2 CPU/GPU Supply Voltage Monitoring

Under-voltage monitoring for CPU or GPU is essential for maintaining system stability and shutdown due to low voltage in modern computing applications.

9.2.2.1 Detailed Design Procedure

The [Figure 9-3](#) shown demonstrates a classic under-voltage detection scheme where the CPU/GPU supply voltage (V_{CC}) is monitored through a difference amplifier that scales the input to compare with a reference level in next stage using comparator. The difference amplifier is usually in unity gain configuration. When V_{CC} drops below the predetermined threshold, the comparator output switches states to trigger protective actions such as system shutdown, frequency throttling, or voltage regulation adjustments.




Figure 9-3. Voltage Monitoring Circuit

9.2.3 Driving Analog-to-Digital Converters

9.2.3.1 Detailed Design Procedure

The OPAx620 series op amps offer 60ns of settling time to 0.01%, making the series a good choice for driving high- and medium-speed sampling ADCs and reference circuits. The OPAx620 series provide an effective means of buffering the ADC input capacitance and resulting charge injection while providing signal gain. OPAx620 is an excellent choice for applications requiring high dc accuracy.

[Figure 9-4](#) shows the OPAx620 driving an ADC. With the OPAx620 in an inverting configuration, a capacitor across the feedback resistor is used to filter high-frequency noise in the signal




Figure 9-4. The OPAx620 in Inverting Configuration Driving the ADS7816

1. ADC input = 0V to V_{REF} .
2. V_{IN} = 0V to -5V for 0V to 5V output.

9.2.4 Wide-Band Transimpedance Amplifier

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPAx620 devices excellent choices for wideband photo-diode transimpedance amplifier applications, particularly in low-voltage single-supply designs. Low-voltage noise is critical because photo-diode capacitance causes the effective noise gain of the circuit to increase at high frequencies.

9.2.4.1 Detailed Design Procedure

The key elements of a transimpedance amplifier design include the expected diode capacitance, C_D (including parasitic input common-mode and differential-mode capacitance of $2 + 2\text{pF}$ for the OPAx620), the desired transimpedance gain (R_F), and the gain-bandwidth product (GBW) of the OPAx620 (100MHz typical). Once these three variables are determined, the feedback capacitor value (C_F) is selected to control the frequency response. The feedback capacitance calculation should include stray capacitance, which is typically 0.2pF for surface-mount resistors




Figure 9-5. Transimpedance Amplifier

To achieve a maximally flat, second-order, Butterworth frequency response, the feedback pole must be set as shown in [Equation 1](#)

$$\frac{1}{2 \times \pi \times R_F \times C_F} = \sqrt{\frac{\text{GBW}}{4 \times \pi \times R_F \times C_D}} \quad (5)$$

Typical surface-mount resistors have a parasitic capacitance of approximately 0.2pF. Deduct that parasitic capacitance from the calculated feedback capacitance value. [Equation 2](#) calculates the bandwidth:

$$f_{-3\text{dB}} = \sqrt{\frac{\text{GBW}}{2 \times \pi \times R_F \times C_D}} \quad (6)$$

For even higher transimpedance bandwidth, use the high speed FET input [OPA355](#) (200MHz GBW) or the [OPA657](#) (1600MHz GBW)

9.3 Power Supply Recommendations

The OPAx620 family of devices is specified for operation from 2.7V to 5.5V ($\pm 1.35\text{V}$ to $\pm 2.75\text{V}$); many specifications apply from -40°C to $+125^\circ\text{C}$.

Place 0.1μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. See also [Section 9.4.1](#).

9.4 Layout

9.4.1 Layout Guidelines

Employ good, high-frequency printed-circuit board (PCB) layout techniques for the OPAx620. Generous use of ground planes, short and direct signal traces, and an excellent choice of bypass capacitor located at the V+ pin provide clean, stable operation. Large areas of copper provides a means of dissipating heat that is generated in normal operation.

TI does not recommend using sockets with any high-speed amplifier.

A 10nF ceramic bypass capacitor is the minimum recommended value; adding a 1μF or larger tantalum capacitor in parallel is beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving low harmonic and inter-modulation distortion.

9.4.1.1 Power Dissipation

Power dissipation depends on power-supply voltage, signal and load conditions. With dc signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor, $V_S - V_O$. Power dissipation is minimized by using the lowest possible power-supply voltage necessary to provide the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power-supply voltage. Dissipation with ac signals is less. The [Power Amplifier Stress and Power Handling Limitations application bulletin](#) explains how to calculate or measure power dissipation with unusual signals and loads.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit the maximum junction temperature to the value listed in [Section 6.3](#). To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered at 160°C. The thermal protection must trigger more than 35°C greater than the maximum expected ambient condition of the application.

9.4.2 Layout Example




Figure 9-6. Operational Amplifier Board Layout for Noninverting Configuration

10 Device and Documentation Support

10.1 Documentation Support

For related documentation see the following:

- Texas Instruments, [ADS8326 16-Bit, High-Speed, 2.7V to 5.5V microPower Sampling Analog-to-Digital Converter](#)
- Texas Instruments, [Compensate Transimpedance Amplifiers Intuitively](#)
- Texas Instruments, [FilterPro™ user's guide](#)
- Texas Instruments, [Noise Analysis for High-Speed Op Amps](#)
- Texas Instruments, [OPA380 and OPA2380 Precision, High-Speed Transimpedance Amplifier](#)
- Texas Instruments, [OPA355, OPA2355, and OPA3355 200MHz, CMOS Operational Amplifier With Shutdown](#)
- Texas Instruments, [OPA656 Wideband, Unity-Gain Stable, FET-Input Operational Amplifier](#)
- Texas Instruments, [Power Amplifier Stress AND Power Handling Limitations](#)
- Texas Instruments, [PowerPAD Thermally Enhanced Package](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (April 2026) to Revision A (June 2026)	Page
• Added DGK (VSSOP, 8) package and associated content to data sheet.....	1
• Added channel-to-channel crosstalk in Specifications table for OPA2620.....	7

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2620DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2620
OPA620DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	620B

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2620DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA620DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2620DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA620DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0




DBV0005A

PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X


4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK0008A**PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025