

## SNx4HC244 Octal Buffers and Line Drivers With 3-State Outputs

### 1 Features

- Wide operating voltage range of 2V to 6V
- High-current outputs drive up to 15 LSTTL loads
- 3-state outputs drive bus lines or buffer memory address registers
- Low power consumption:  $I_{CC}$ , 80 $\mu$ A (maximum)
- Typical  $t_{pd}$  = 11ns
- $\pm 6$ mA output drive at 5V
- Low input current of 1 $\mu$ A (maximum)
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

### 2 Applications

- Servers
- LED Displays
- Network Switches
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders


### 3 Description

The SNx4HC244 octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SNx4HC244 devices are organized as two 4-bit buffers and drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>
SN54HC244	J (CDIP, 20)	24.38mm × 7.62mm	24.38mm × 6.92mm
	W (CFP, 20)	13.72mm × 8.13mm	13.72mm × 6.92mm
	FK (LCCC, 20)	8.89mm × 8.89mm	8.89mm × 8.89mm
SN74HC244	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm × 5.3mm
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm × 7.5mm
	N (PDIP, 20)	24.33mm × 9.4mm	24.33mm × 6.35mm
	NS (SOP, 20)	12.6mm × 7.8mm	12.6mm × 5.3mm
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm

- (1) For more information, see [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.




Logic Diagram (Positive Logic)




## Table of Contents

<b>1 Features</b> .....	1	7.1 Overview.....	14
<b>2 Applications</b> .....	1	7.2 Functional Block Diagram.....	14
<b>3 Description</b> .....	1	7.3 Feature Description.....	14
<b>4 Pin Configuration and Functions</b> .....	3	7.4 Device Functional Modes.....	14
<b>5 Specifications</b> .....	4	<b>8 Application and Implementation</b> .....	16
5.1 Absolute Maximum Ratings.....	4	8.1 Application Information.....	16
5.2 ESD Ratings.....	4	8.2 Typical Application.....	16
5.3 Recommended Operating Conditions.....	4	8.3 Power Supply Recommendations.....	18
5.4 Thermal Information.....	5	8.4 Layout Guidelines.....	18
5.5 Electrical Characteristics.....	5	<b>9 Device and Documentation Support</b> .....	20
5.6 Electrical Characteristics – -55°C – 125°C.....	5	9.1 Documentation Support.....	20
5.7 Electrical Characteristics – -40°C – 125°C.....	6	9.2 Receiving Notification of Documentation Updates.....	20
5.8 Electrical Characteristics – -40°C – 85°C.....	6	9.3 Support Resources.....	20
5.9 Switching Characteristics.....	7	9.4 Trademarks.....	20
5.10 Switching Characteristics – $C_L = 50\text{pF}$ .....	8	9.5 Electrostatic Discharge Caution.....	20
5.11 Switching Characteristics – $C_L = 150\text{pF}$ .....	10	9.6 Glossary.....	20
5.12 Typical Characteristic.....	11	<b>10 Revision History</b> .....	20
<b>6 Parameter Measurement Information</b> .....	12	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	20
<b>7 Detailed Description</b> .....	14		

## 4 Pin Configuration and Functions



**Figure 4-1. DB, DW, J, N, NS, PW, W Package 20-Pin SSOP, SOIC, CDIP, PDIP, SOP, TSSOP, or CFP Top View**



**Figure 4-2. FK Package 20-Pin LCCC Top View**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
1A1	2	I	Input
1A2	4	I	Input
1A3	6	I	Input
1A4	8	I	Input
1 $\overline{OE}$	1	I	Output Enable
1Y1	18	O	Output
1Y2	16	O	Output
1Y3	14	O	Output
1Y4	12	O	Output
2A1	11	I	Input
2A2	13	I	Input
2A3	15	I	Input
2A4	17	I	Input
2 $\overline{OE}$	19	I	Output Enable
2Y1	9	O	Output
2Y2	7	O	Output
2Y3	5	O	Output
2Y4	3	O	Output
GND	10	—	Ground
V <sub>CC</sub>	20	—	Power Pin

(1) Signal Types: I = Input, O = Output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, $V_{CC}$		-0.5	7	V
Input clamp current, $I_{IK}$	$V_I < 0$ or $V_I > V_{CC}$ <sup>(2)</sup>		±20	mA
Output clamp current, $I_{OK}$	$V_O < 0$ or $V_O > V_{CC}$ <sup>(2)</sup>		±20	mA
Continuous output current, $I_O$	$V_O = 0$ or $V_{CC}$		±35	mA
Continuous current through $V_{CC}$ or GND			±70	mA
Junction Temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

		SN74HC244	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1000	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage		2	5	6	V
$V_{IH}$ High-level input voltage	$V_{CC} = 2V$	1.5			V
	$V_{CC} = 4.5V$	3.15			
	$V_{CC} = 6V$	4.2			
$V_{IL}$ Low-level input voltage	$V_{CC} = 2V$			0.5	V
	$V_{CC} = 4.5V$			1.35	
	$V_{CC} = 6V$			1.8	
$V_I$ Input voltage		0		$V_{CC}$	V
$V_O$ Output voltage		0		$V_{CC}$	V
$\Delta t/\Delta v$ Input transition rise and fall time	$V_{CC} = 2V$			1000	ns/V
	$V_{CC} = 4.5V$			500	
	$V_{CC} = 6V$			400	
$C_{pd}$ Power dissipation capacitance per buffer or driver (no load)			35		pF
$T_A$ Operating free-air temperature	SN54HC244	-55		125	°C
	SN74HC244	-40		125	

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application note, [Implications of Slow or Floating CMOS Inputs](#).

## 5.4 Thermal Information

THERMAL METRIC		SN74HC244					UNIT
		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	122.7	84.6	113.4	131.8	°C/W
R <sub>θJC (top)</sub>	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R <sub>θJC (bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

## 5.5 Electrical Characteristics

T<sub>A</sub> = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> = 2V	1.9	1.998	V
			V <sub>CC</sub> = 4.5V	4.4	4.499	
			V <sub>CC</sub> = 6V	5.9	5.999	
		I <sub>OH</sub> = -6mA, V <sub>CC</sub> = 4.5V	3.98	4.3		
		I <sub>OH</sub> = -7.8mA, V <sub>CC</sub> = 6V	5.48	5.8		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	V <sub>CC</sub> = 2V	0.002	0.1	V
			V <sub>CC</sub> = 4.5V	0.001	0.1	
			V <sub>CC</sub> = 6V	0.001	0.1	
		I <sub>OL</sub> = 6mA, V <sub>CC</sub> = 4.5V	0.17	0.26		
		I <sub>OL</sub> = 7.8mA, V <sub>CC</sub> = 6V	0.15	0.26		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, V <sub>CC</sub> = 6V			±0.1	±100	nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0, V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>CC</sub> = 6V			±0.01	±0.5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0, V <sub>CC</sub> = 6V				8	μA
C <sub>i</sub>	V <sub>CC</sub> = 2V to 6V			3	10	pF

## 5.6 Electrical Characteristics – -55°C – 125°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> = 2V	1.9		V
			V <sub>CC</sub> = 4.5V	4.4		
			V <sub>CC</sub> = 6V	5.9		
		I <sub>OH</sub> = -6mA, V <sub>CC</sub> = 4.5V	3.7			
		I <sub>OH</sub> = -7.8mA, V <sub>CC</sub> = 6V	5.2			

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\mu A$	$V_{CC} = 2V$		0.1	V
			$V_{CC} = 4.5V$		0.1	
			$V_{CC} = 6V$		0.1	
		$I_{OL} = 6mA, V_{CC} = 4.5V$			0.4	
		$I_{OL} = 7.8mA, V_{CC} = 6V$			0.4	
$I_I$	$V_I = V_{CC}$ or 0, $V_{CC} = 6V$				$\pm 1000$	nA
$I_{OZ}$	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or $V_{IL}$ , $V_{CC} = 6V$				$\pm 10$	$\mu A$
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$ , $V_{CC} = 6V$				160	$\mu A$
$C_i$	$V_{CC} = 2V$ to $6V$				10	pF

## 5.7 Electrical Characteristics – -40°C – 125°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} = 2V$	1.9		V
			$V_{CC} = 4.5V$	4.4		
			$V_{CC} = 6V$	5.9		
		$I_{OH} = -6mA, V_{CC} = 4.5V$		3.7		
		$I_{OH} = -7.8mA, V_{CC} = 6V$		5.2		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\mu A$	$V_{CC} = 2V$		0.1	V
			$V_{CC} = 4.5V$		0.1	
			$V_{CC} = 6V$		0.1	
		$I_{OL} = 6mA, V_{CC} = 4.5V$			0.4	
		$I_{OL} = 7.8mA, V_{CC} = 6V$			0.4	
$I_I$	$V_I = V_{CC}$ or 0, $V_{CC} = 6V$				$\pm 1000$	nA
$I_{OZ}$	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or $V_{IL}$ , $V_{CC} = 6V$				$\pm 10$	$\mu A$
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$ , $V_{CC} = 6V$				160	$\mu A$
$C_i$	$V_{CC} = 2V$ to $6V$				10	pF

## 5.8 Electrical Characteristics – -40°C – 85°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\mu A$	$V_{CC} = 2V$	1.9		V
			$V_{CC} = 4.5V$	4.4		
			$V_{CC} = 6V$	5.9		
		$I_{OH} = -6mA, V_{CC} = 4.5V$		3.84		
		$I_{OH} = -7.8mA, V_{CC} = 6V$		5.34		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20\mu A$	$V_{CC} = 2V$		0.1	V
			$V_{CC} = 4.5V$		0.1	
			$V_{CC} = 6V$		0.1	
		$I_{OL} = 6mA, V_{CC} = 4.5V$			0.33	
		$I_{OL} = 7.8mA, V_{CC} = 6V$			0.33	
$I_I$	$V_I = V_{CC}$ or 0, $V_{CC} = 6V$				$\pm 1000$	nA
$I_{OZ}$	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or $V_{IL}$ , $V_{CC} = 6V$				$\pm 5$	$\mu A$
$I_{CC}$	$V_I = V_{CC}$ or 0, $I_O = 0$ , $V_{CC} = 6V$				80	$\mu A$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_i$	$V_{CC} = 2V$ to $6V$			10	pF

## 5.9 Switching Characteristics

 $T_A = 25^\circ\text{C}$  (unless otherwise noted; see [Figure 6-1](#))

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{pd}$	From A (input) to Y (output)	$V_{CC} = 2V$	$C_L = 50\text{pF}$	40	115	ns
			$C_L = 150\text{pF}$	56	165	
		$V_{CC} = 4.5V$	$C_L = 50\text{pF}$	13	23	
			$C_L = 150\text{pF}$	18	33	
		$V_{CC} = 6V$	$C_L = 50\text{pF}$	11	20	
			$C_L = 150\text{pF}$	15	28	
$t_{en}$	From $\overline{OE}$ (input) to Y (output)	$V_{CC} = 2V$	$C_L = 50\text{pF}$	75	150	ns
			$C_L = 150\text{pF}$	100	200	
		$V_{CC} = 4.5V$	$C_L = 50\text{pF}$	15	30	
			$C_L = 150\text{pF}$	20	40	
		$V_{CC} = 6V$	$C_L = 50\text{pF}$	13	26	
			$C_L = 150\text{pF}$	17	34	
$t_{dis}$	From $\overline{OE}$ (input) to Y (output)	$V_{CC} = 2V$	$C_L = 50\text{pF}$	75	150	ns
		$V_{CC} = 4.5V$	$C_L = 50\text{pF}$	15	30	
		$V_{CC} = 6V$	$C_L = 50\text{pF}$	13	26	
$t_t$	To Y (output)	$V_{CC} = 2V$	$C_L = 50\text{pF}$	28	60	ns
			$C_L = 150\text{pF}$	45	210	
		$V_{CC} = 4.5V$	$C_L = 50\text{pF}$	8	12	
			$C_L = 150\text{pF}$	17	42	
		$V_{CC} = 6V$	$C_L = 50\text{pF}$	6	10	
			$C_L = 150\text{pF}$	13	36	

## 5.10 Switching Characteristics – $C_L = 50\text{pF}$

over recommended operating free-air temperature range (unless otherwise noted; see [Figure 6-1](#))

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{pd}$	From A (input) to Y (output)	$V_{CC} = 2\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		170	ns
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		170	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		145	
		$V_{CC} = 4.5\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		34	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		34	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		29	
		$V_{CC} = 6\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		29	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		29	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		25	
$t_{en}$	From $\overline{OE}$ (input) to Y (output)	$V_{CC} = 2\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		225	ns
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		225	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		190	
		$V_{CC} = 4.5\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		45	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		45	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		38	
		$V_{CC} = 6\text{V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		38	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		38	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		32	

over recommended operating free-air temperature range (unless otherwise noted; see [Figure 6-1](#))

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{dis}$	From $\overline{OE}$ (input) to Y (output)	$V_{CC} = 2V$	$T_A = -55^\circ C$ to $125^\circ C$		225	ns
			$T_A = -40^\circ C$ to $125^\circ C$		225	
			$T_A = -40^\circ C$ to $85^\circ C$		190	
		$V_{CC} = 4.5V$	$T_A = -55^\circ C$ to $125^\circ C$		45	
			$T_A = -40^\circ C$ to $125^\circ C$		45	
			$T_A = -40^\circ C$ to $85^\circ C$		38	
		$V_{CC} = 6V$	$T_A = -55^\circ C$ to $125^\circ C$		38	
			$T_A = -40^\circ C$ to $125^\circ C$		38	
			$T_A = -40^\circ C$ to $85^\circ C$		32	
$t_t$	To Y (output)	$V_{CC} = 2V$	$T_A = -55^\circ C$ to $125^\circ C$		90	ns
			$T_A = -40^\circ C$ to $125^\circ C$		90	
			$T_A = -40^\circ C$ to $85^\circ C$		75	
		$V_{CC} = 4.5V$	$T_A = -55^\circ C$ to $125^\circ C$		18	
			$T_A = -40^\circ C$ to $125^\circ C$		18	
			$T_A = -40^\circ C$ to $85^\circ C$		15	
		$V_{CC} = 6V$	$T_A = -55^\circ C$ to $125^\circ C$		15	
			$T_A = -40^\circ C$ to $125^\circ C$		15	
			$T_A = -40^\circ C$ to $85^\circ C$		13	

## 5.11 Switching Characteristics – $C_L = 150\text{pF}$


over recommended operating free-air temperature range (unless otherwise noted; see [Figure 6-1](#))

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{pd}$	From A (input) to Y (output)	$V_{CC} = 2\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		245	ns
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		245	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		210	
		$V_{CC} = 4.5\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		49	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		49	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		42	
		$V_{CC} = 6\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		42	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		42	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		35	
$t_{en}$	From $\overline{OE}$ (input) to Y (output)	$V_{CC} = 2\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		300	ns
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		300	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		250	
		$V_{CC} = 4.5\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		60	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		60	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		50	
		$V_{CC} = 6\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$		51	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$		51	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		43	

over recommended operating free-air temperature range (unless otherwise noted; see [Figure 6-1](#))

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
$t_t$	To Y (output)	$V_{CC} = 2\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$			315	ns
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$			315	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			265	
		$V_{CC} = 4.5\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$			63	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$			63	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			53	
		$V_{CC} = 6\text{ V}$	$T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$			53	
			$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$			53	
			$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$			45	

### 5.12 Typical Characteristic



**Figure 5-1. Propagation Delay**

## 6 Parameter Measurement Information




Figure 6-1. Load Circuit




Figure 6-2. Propagation Delay and Output Transition Times




Figure 6-3. Input Rise and Fall Times




Figure 6-4. Enable and Disable Times for 3-State Outputs

**Note**

NOTE:

- A.  $C_L$  includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Table 6-1. Switching Information Table**

PARAMETER		RL	CL	S1	S2
$t_{en}$	$t_{PZH}$	1k $\Omega$	50pF or 150pF	Open	Closed
	$t_{PZL}$	1k $\Omega$	50pF or 150pF	Closed	Open
$t_{dis}$	$t_{PHZ}$	1k $\Omega$	50pF	Open	Closed
	$t_{PLZ}$	1k $\Omega$	50pF	Closed	Open
$t_{pd}$ or $t_t$		—	50pF or 150pF	Open	Open

## 7 Detailed Description

### 7.1 Overview

The SNx4HC244 contains 8 individual high speed CMOS buffers organized as two 4-bit buffers/line drives with 3-state outputs.

Each buffer performs the boolean logic function  $xY_n = xA_n$ , with  $x$  being the bank number and  $n$  being the channel number.

Each output enable ( $x\overline{OE}$ ) controls four buffers. When the  $x\overline{OE}$  pin is in the low state, the outputs of all buffers in the bank  $x$  are enabled. When the  $x\overline{OE}$  pin is in the high state, the outputs of all buffers in the bank  $x$  are disabled. All disabled output are placed into the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie both  $\overline{OE}$  pins to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver and the leakage of the pin as defined in the *Electrical Characteristics* table.

### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

### 7.3 Feature Description

#### 7.3.1 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a 10k $\Omega$  resistor, however, is recommended and will typically meet all requirements.

### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SNx4HC244.

**Table 7-1. Function Table**

INPUTS <sup>(1)</sup>		OUTPUTS
$\overline{OE}$	A	Y
L	L	L
L	H	H
H	X	Z

(1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, Z = High-Impedance State

## 8 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

SN74HC244 is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

**Figure 8-1. SN74HC244 Application Schematic**


#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

1. Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in [Section 5.3](#).
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in [Section 5.3](#).
2. Recommend output conditions:
  - Load currents should not exceed  $I_O$  max per output and should not exceed the continuous current through  $V_{CC}$  or GND total current for the part. These limits are located in [Section 5.1](#).
  - Outputs should not be pulled above  $V_{CC}$ .

### 8.2.3 Application Curve



**Figure 8-2. Enable Time**

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance.

A  $0.1\mu\text{F}$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The  $0.1\mu\text{F}$  and  $1\mu\text{F}$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 8.4 Layout Guidelines

- Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid  $90^\circ$  corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - Parallel traces must be separated by at least 3x dielectric thickness
  - For traces longer than 12cm
    - Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - Avoid branches; buffer each signal that must branch separately

#### 8.4.1 Layout Example







Figure 8-3. Example Trace Corners for Improved Signal Integrity




**Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages**



**Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages**



**Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages**



**Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity**

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Documentation Support

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#) application note
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics](#) application note

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision H (February 2025) to Revision I (January 2026) Page

- |   |   |
|---|---|
| • Updated SN74HC244 operating temperature from: 85°C to: 125°C..... | 4 |
|---|---|

### Changes from Revision G (January 2025) to Revision H (February 2025) Page

- |  |   |
|--|---|
| • Updated SN74HC244 values in <i>Electrical Characteristics</i> table, <i>Recommended Operating Conditions</i> table, and <i>Switching Characteristics</i> tables..... | 1 |
|--|---|

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">5962-8409601VRA</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409601VRA A SNV54HC244J
5962-8409601VRA.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409601VRA A SNV54HC244J
<a href="#">5962-8409601VSA</a>	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409601VSA A SNV54HC244W
5962-8409601VSA.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8409601VSA A SNV54HC244W
<a href="#">84096012A</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK
<a href="#">8409601RA</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J
<a href="#">8409601SA</a>	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W
<a href="#">JM38510/65705B2A</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705B2A
JM38510/65705B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705B2A
<a href="#">JM38510/65705BRA</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BRA
JM38510/65705BRA.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BRA
<a href="#">JM38510/65705BSA</a>	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BSA
JM38510/65705BSA.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BSA
<a href="#">M38510/65705B2A</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705B2A

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">M38510/65705BRA</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BRA
<a href="#">M38510/65705BSA</a>	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 65705BSA
<a href="#">SN54HC244J</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC244J
<a href="#">SN54HC244J.A</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC244J
<a href="#">SN74HC244APWR</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244A
<a href="#">SN74HC244APWR.A</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244A
<a href="#">SN74HC244DBR</a>	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244DBR.A</a>	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244
<a href="#">SN74HC244DWR</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244DWR.A</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244
<a href="#">SN74HC244DWRE4</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244DWRG4</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244DWRG4.A</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244
<a href="#">SN74HC244N</a>	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC244N
<a href="#">SN74HC244N.A</a>	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74HC244N
<a href="#">SN74HC244NE4</a>	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC244N
<a href="#">SN74HC244NSR</a>	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244NSR.A</a>	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244
<a href="#">SN74HC244NSRG4</a>	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244PW</a>	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	HC244
<a href="#">SN74HC244PWR</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244PWR.A</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244
<a href="#">SN74HC244PWRE4</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244PWRG4</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC244
<a href="#">SN74HC244PWT</a>	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 85	HC244
<a href="#">SN74HC244QDWRG4Q1</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244Q
<a href="#">SN74HC244QDWRG4Q1.A</a>	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC244Q
<a href="#">SNJ54HC244FK</a>	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SNJ54HC244FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	84096012A SNJ54HC 244FK
<a href="#">SNJ54HC244J</a>	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J
SNJ54HC244J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601RA SNJ54HC244J
<a href="#">SNJ54HC244W</a>	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W
SNJ54HC244W.A	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409601SA SNJ54HC244W

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54HC244, SN54HC244-SP, SN74HC244 :**

- Catalog : [SN74HC244](#), [SN54HC244](#)
  
- Automotive : [SN74HC244-Q1](#), [SN74HC244-Q1](#)
  
- Enhanced Product : [SN74HC244-EP](#), [SN74HC244-EP](#)
  
- Military : [SN54HC244](#)
  
- Space : [SN54HC244-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
  
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
  
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
  
- Military - QML certified for Military and Defense Applications
  
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC244DWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC244NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC244APWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74HC244DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74HC244DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74HC244DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74HC244DWRG4	SOIC	DW	20	2000	356.0	356.0	45.0
SN74HC244NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74HC244PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74HC244QDWRG4Q1	SOIC	DW	20	2000	356.0	356.0	45.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-8409601VSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-8409601VSA.A	W	CFP	20	25	506.98	26.16	6220	NA
84096012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8409601SA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/65705B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/65705B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/65705BSA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/65705BSA.A	W	CFP	20	25	506.98	26.16	6220	NA
M38510/65705B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/65705BSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74HC244N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC244N.A	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC244NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54HC244FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC244FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC244W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54HC244W.A	W	CFP	20	25	506.98	26.16	6220	NA

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## GENERIC PACKAGE VIEW

**FK 20**

**LCCC - 2.03 mm max height**

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4229370VA\

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X


4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20


PW0020A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# DB0020A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT


DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025