SLLS185D - DECEMBER 1994 - REVISED JULY 2001

9 ∏ GND

 Meets or Exceeds the Requirements of ANSI TIA/EIA-232-F and ITU V.28 	DW OR N PACKAGE (TOP VIEW)
 Designed to Support Data Rates up to 120 kbit/s Over 3-m Cable 	V _{DD} 1 16 V _{CC}
 ESD Protection Exceeds 5 kV on All Pins 	1DY 3 14 11DA
Flow-Through Design	2RA 🛮 4 13 🗓 2RY
 Wide-Driver Supply Voltage ±7.5 V to 	2DY [5 12 2DA
±15 V	3RA 🛛 6 11 🗍 3RY
Functionally Interchangeable With Motorola	3DY [] 7 10 [] 3DA

description

SN75C1406

MC145406 and Texas Instruments

The TL145406 is a bipolar device containing three independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The drivers and receivers of the TL145406 are similar to those of the SN75188 quadruple driver and SN75189A quadruple receiver, respectively. The pinout matches the flow-through design of the SN75C1406 to reduce the board space required and to allow easy interconnection. The bipolar circuits and processing of the TL145406 provide a rugged low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C1406.

The TL145406 complies with the requirements of TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the TL145406 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and of the interface circuits at both ends. For interoperability at signaling rates to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The TL145406 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICES						
TA	PLASTIC	PLASTIC					
- A	DIP (N)	SMALL OUTLINE (DW)					
0°C to 70°C	TL145406N	TL145406DW					


The DW package also is available taped and reeled. Add the suffix R to the device type (e.g., TL145406DWR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)


Typical of Each Receiver



Typical of Each Driver




schematic (each driver)



Resistor values shown are nominal.



schematic (each receiver)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V _{CC}	10 V
V _{DD}	
V _{SS}	–15 V
Input voltage range: Driver	15 V to 7 V
Receiver	-30 V to 30 V
Driver output voltage range	–15 V to 15 V
Receiver low-level output current	20 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	57°C/W
N package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg} –	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. All voltages are with respect to the network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

TL145406 TRIPLE RS-232 DRIVERS/RECEIVERS

SLLS185D - DECEMBER 1994 - REVISED JULY 2001

recommended operating conditions

		MIN	NOM	MAX	UNIT	
V_{DD}	Supply voltage		7.5	9	15	V
VSS	Supply voltage		-7.5	-9	-15	V
Vcc	Supply voltage		4.5	5	5.5	V
VIH	V _{IH} High-level input voltage (driver only)					V
VIL	Low-level input voltage (driver only)				8.0	V
		river			-6	A
ІОН	High-level output current Receiver	eceiver			-0.5	mA
		river			6	4
lOL	Low-level output current Receiver				16	mA
TA	Operating free-air temperature		0		70	°C

supply currents

	PARAMETER		TEST CC	NDITIONS		MIN	TYP	MAX	UNIT
				$V_{DD} = 9 V$,	$V_{SS} = -9 V$			15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$			19	
١.	Complete assument from M			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$			25	A
IDD	Supply current from V _{DD}		No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$			4.5	mA
		All inputs at 0.8 V,		$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$			5.5	
				$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$			9	
		All inputs at 1.9 V,	No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$			-15	
				$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$			-19	
	Complete accurate from N/			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$			-25	A
Iss	Supply current from VSS		No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$			-3.2	mA
		All inputs at 0.8 V,		$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$			-3.2	
				$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$			-3.2	
ICC	Supply current from V _{CC}	All inputs at 5 V,	No load,	$V_{CC} = 5 V$			13.2	20	mA



DRIVER SECTION

electrical characteristics over recommended operating free-air temperture range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITION	s	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 \text{ k}\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V _{IH} = 1.9 V,	$IH = 1.9 \text{ V}, \qquad R_L = 3 \text{ k}\Omega, \qquad \text{See Figure}$			-7.5	-6	V
lн	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
Ι _Ι L	Low-level input current	V _I = 0,	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V _{IL} = 0.8 V,	$V_{IL} = 0.8 \text{ V}$, $V_O = 0 \text{ or } V_{SS}$, See Figure 1		-4.5	-10	-19.5	mA
los(L)	Low-level short-circuit output current	V _{IH} = 2 V,	$V_O = 0$ or V_{DD} ,	See Figure 1	4.5	10	19.5	mA
rO	Output resistance (see Note 5)	ACC = ADD = 0	$V_{SS} = 0, V_{O} = -2 V$	300			Ω	

- NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).
 - 4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 15 \text{ pF}$, See Figure 3		315	500	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 15 \text{ pF}$, See Figure 3		75	175	ns
		$R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 15 \text{ pF}$, See Figure 3		60	100	ns
tTLH	Transition time, low- to high-level output	R_L = 3 kΩ to 7 kΩ, C_L = 2500 pF, See Figure 3 and Note 6		1.7	2.5	μs
		$R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 15 \text{ pF}$, See Figure 3		40	75	ns
tTHL	Transition time, high- to low-level output	$R_L = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$, $C_L = 2500 \text{ pF}$, See Figure 3 and Note 7		1.5	2.5	μs

NOTES: 6. Measured between -3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied.

7. Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied.

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	MIN	TYP [†]	MAX	UNIT		
\/-	Decisive acing three held value	Coo Figure 5	T _A = 25°C	1.75	1.9	2.3		
V _{IT+}	Positive-going threshold voltage	See Figure 5	$T_A = 0^{\circ}C$ to $70^{\circ}C$	1.55		2.3	V	
VIT-	Negative-going threshold voltage			0.75	0.97	1.25	V	
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5			V	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Liber level entent velte re	0.5	V _{IH} = 0.75 V	2.6	4	5	V	
VOH	High-level output voltage	$I_{OH} = -0.5 \text{ mA}$	Inputs open	2.6			V	
VOL	Low-level output voltage	I _{OL} = 10 mA,	V _I = 3 V		0.2	0.45	V	
	High level input augreent	V _I = 25 V,	See Figure 5	3.6		8.3	~ ^	
lН	High-level input current	$V_I = 3 V$,	See Figure 5	0.43			mA	
1	Low-level input current	$V_1 = -25 V$,	See Figure 5	-3.6		-8.3	mA	
'IL	Low-level input current	$V_{I} = -3 V$,	See Figure 5	-0.43			IIIA	
los	Short-circuit output current				-3.4	-12	mA	

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5$, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C

	PARAMETER	TE	MIN	TYP	MAX	UNIT		
tPLH	Propagation delay time, low- to high-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$,	See Figure 6		107	425	ns
tPHL	Propagation delay time, high- to low-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$,	See Figure 6		42	150	ns
tTLH	Transition time, low- to high-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$,	See Figure 6		175	400	ns
tTHL	Transition time, high- to low-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$,	See Figure 6		16	60	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for $V_{OH}, V_{OL}, I_{OS(H)},$ and $I_{OS(L)}$





Figure 2. Driver Test Circuit for I_{IH} and I_{IL}



PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms






Figure 4. Receiver Test Circuit for IOS






NOTES: A. C_I includes probe and jig capacitance.


B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_Γ = t_f < 50 ns.


Figure 6. Receiver Propagation and Transition Times




TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS
















APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the TL145406 during the fault condition in which the device outputs are shorted to ± 15 V and the power supplies are at low. Diodes also provide low-impedance paths to ground (see Figure 15).




Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of ANSI TIA/EIA-232-F



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TL145406DW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406
TL145406DW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406
TL145406DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406
TL145406DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406
TL145406N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL145406N
TL145406N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	TL145406N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL145406DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL145406DWR	SOIC	DW	16	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL145406DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
TL145406DW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
TL145406N	N	PDIP	16	25	506	13.97	11230	4.32
TL145406N.A	N	PDIP	16	25	506	13.97	11230	4.32

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025