

UCC33410-Q1 Ultra-Small, 1.0W, 3.3V, 3kV_{RMS} Isolation, Automotive DC/DC Module

1 Features

- Typical output power: 1.0W, for VINP = 5.0V±10%, VCC=3.3V, T_A=25°C - 85°C
- Input voltage operation range: 4.5V to 5.5V
- Regulated selectable output voltage: 3.3V, 3.7V
 - Available load current: 3.3V: 300mA
- Typical load regulation: 0.5%
- Typical line regulation: 4mV/V
- Robust isolation barrier:
 - Isolation rating: 3kV_{RMS}
 - Surge capability: 6.5kV_{PK}
 - Working voltage: 1159V_{PK}
 - 200V/ns common mode transient immunity
- Power dense isolated DC/DC module with integrated transformer technology
- Adaptive spread spectrum modulation (SSM)
- [Meets CISPR-32 Class B emission](#)
- [Meets CISPR-25 Class 5 emission](#)
- Strong magnetic field immunity
- Overload and short circuit protection
- Thermal shutdown
- Low inrush current soft-start
- Enable pin with fault reporting mechanism
- Safety-Related Certifications:
 - [UL 1577 / CSA component recognition program](#)
 - [IEC62368-1](#) and [IEC60601-1](#) certifications
- AEC-Q100 qualified with the following results:
 - Device temperature Grade 1: –40°C to 125°C ambient operating temperature
- [Functional Safety-Capable](#)
 - [Documentation available to aid functional safety system design](#)
- VSON-12 (4.00mm × 5.00mm) package

2 Applications

- [HEV/EV Battery Management System](#)
- Isolated bias for voltage and current sensors
- Isolated bias for digital isolators
- Isolated bias for isolated RS-485, RS-422 and CAN transceivers
- Isolated bias for MCU Power

3 Description

The UCC33410-Q1 is an automotive qualified DC/DC power module with integrated transformer technology designed to provide 1.0W of isolated output power. It can support an input voltage operation range from 4.5V to 5.5V and regulate 3.3V output voltage with a selectable headroom of 3.7V.

The UCC33410-Q1 features a proprietary transformer architecture that achieves a 3kV_{RMS} isolation withstand voltage, while simultaneously supporting low electro-magnetic interference (EMI) and excellent load regulation.


The UCC33410-Q1 integrates protection features for increased system robustness such as enable pin with fault reporting mechanism, short circuit protection and thermal shutdown.

The UCC33410-Q1 comes in a miniaturized, low-profile VSON (4.00mm × 5.00mm) package with 1.00mm height and > 4.1mm clearance and creepage.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
UCC33410-Q1	RAQ VSON-FCRLF 12	4.00mm × 5.00mm

- (1) For all available packages, see [Section 11](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Application



Table of Contents

1 Features	1	7.2 Functional Block Diagram.....	14
2 Applications	1	7.3 Feature Description.....	15
3 Description	1	7.4 Device Functional Modes.....	20
4 Device Comparison	3	8 Application and Implementation	21
5 Pin Configuration and Functions	4	8.1 Application Information.....	21
6 Specifications	5	8.2 Typical Application.....	21
6.1 Absolute Maximum Ratings.....	5	8.3 Power Supply Recommendations.....	23
6.2 ESD Ratings.....	5	8.4 Layout.....	23
6.3 Recommended Operating Conditions.....	5	9 Device and Documentation Support	26
6.4 Thermal Information.....	6	9.1 Device Support.....	26
6.5 Power Ratings	6	9.2 Documentation Support.....	26
6.6 Insulation Specifications.....	6	9.3 Receiving Notification of Documentation Updates....	26
6.7 Safety Limiting Values.....	7	9.4 Support Resources.....	26
6.8 Electrical Characteristics.....	8	9.5 Trademarks.....	26
6.9 Insulation Characteristics Curves.....	11	9.6 Electrostatic Discharge Caution.....	26
6.10 Typical Characteristics.....	12	9.7 Glossary.....	26
7 Detailed Description	14	10 Revision History	26
7.1 Overview.....	14	11 Mechanical and Packaging Information	28

4 Device Comparison

Table 4-1. Device Comparison Table

DEVICE NAME	V _{VIN} RANGE	OUTPUT (VCC)	TYPICAL POWER	ISOLATION RATING
UCC33420-Q1	4.5V to 5.5V	5.0V / 5.5V	1.5W	Basic
UCC33420	4.5V to 5.5V	5.0V / 5.5V	1.5W	Basic
UCC33020-Q1	3.0V to 5.5V	5.0V / 5.5V	1.0W	Basic
UCC33410-Q1	4.5V to 5.5V	3.3V / 3.7V	1.0W	Basic
UCC33410	4.5V to 5.5V	3.3V / 3.7V	1.0W	Basic
UCC33421-Q1	4.5V to 5.5V	5.0V / 5.5V	1.5W	Reinforced
UCC33411-Q1	4.5V to 5.5V	3.3V / 3.7V	1.0W	Reinforced

5 Pin Configuration and Functions




Figure 5-1. RAQ VSON-FCRLF 12-Pin Package (top view)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
EN/FLT	1	I/O	Multi-function Enable input pin and fault output pin. Connect to microcontroller through an 18kΩ or greater pull-up resistor. Enable input pin: Forcing EN low disables the device. Pull high to enable normal device functionality. Fault output pin: This pin is pulled low for t_{Fault} to alert the system that power converter is shutdown due to fault conditions.
VINP	2	P	Primary side input supply voltage pin. 15nF (C_{IN1}) and 10μF (C_{IN2}) ceramic bypass capacitors placed close to device pins are required between VINP and GNDP pins.
GNDP	3	G	Power ground return connection for VINP.
	4		
	5		
	6		
SEL	7	I	VCC selection pin. VCC setpoint is 3.3V when SEL is connected to VCC, and 3.7V when SEL is shorted to GNDS.
VCC	8	P	Isolated supply output voltage pin. 15nF (C_{OUT1}) and 22μF (C_{OUT2}) ceramic bypass capacitors placed close to device pins are required between VCC and GNDS pins.
GNDS	9	G	Power ground return connection for VCC.
	10		
	11		
	12		

(1) P = Power, G = Ground, I = Input, O = Output, I/O = bidirectional

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PIN	MIN	TYP	MAX	UNIT
V _{INP} to GNDP	−0.3		6	V
EN/FLT to GNDP	−0.3		6	V
V _{CC} to GNDS	−0.3		6	V
SEL to GNDS	−0.3		6	V
Total V _{CC} output power at T _A =25°C, V _{INP} = 4.5V, V _{CC} = 3.3V, P _{OUT_VCC_MAX}			1.6	W
Total V _{CC} output power at T _A =25°C, V _{INP} = 5.5V, V _{CC} = 3.3V, P _{OUT_VCC_MAX}			1.9	W
V _{CC} maximum current sink capability			30	mA
Operating junction temperature range, T _J	−40		150	°C
Storage temperature, T _{stg}	−65		150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011 Section 7.2	±750	V

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PIN		MIN	TYP	MAX	UNIT
V _{INP}	Primary-side input voltage to GNDP	4.5		5.5	V
V _{EN/FLT}	EN/FLT pin voltage to GNDP	0		5.5	V
V _{VCC}	Secondary-side Isolated output voltage to GNDS	0		3.9	V
V _{SEL}	SEL pin input voltage to GNDS	0		3.9	V
P _{VCC}	V _{CC} output power at V _{INP} =5.0V±10%, V _{CC} = 3.3V, T _A =25°C - 85°C ⁽¹⁾		1		W
P _{VCC}	V _{CC} output power at V _{INP} =5.0V±10%, V _{CC} = 3.3V, T _A =105°C ⁽¹⁾		0.7		W
P _{VCC}	V _{CC} output power at V _{INP} =5.0V±10%, V _{CC} = 3.3V, T _A =125°C ⁽¹⁾		0.4		W
Static CMTI	Static Common mode transient immunity rating (dV/dt rate across the isolation barrier)			200	V/ns
Dynamic CMTI	Dynamic Common mode transient immunity rating (dV/dt rate across the isolation barrier)			200	V/ns
T _A	Ambient temperature	−40		125	°C
T _J	Junction temperature	−40		150	°C

- (1) See the V_{CC} Load [Recommended Operating Area](#) section for maximum rated values across temperature and V_{INP} conditions for different V_{CC} output voltage settings.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		VSON-FCRLF	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	59.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	7.35	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.6	°C/W
Ψ_{JA}	Junction-to-ambient characterization parameter	58.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	26.8	°C/W

(1) The thermal resistances (R) are based on JEDEC board, and the characterization parameters (Ψ) are based on the EVM described in the [Layout section](#). For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Power Ratings

$V_{VINP} = 5.0V$, $C_{IN1} = C_{OUT1} = 15nF$, $C_{IN2} = 10\mu F$, $C_{OUT2} = 22\mu F$ SEL connected to VCC, $V_{EN/FLT} = 5.0V$, $T_A = 25^\circ C$.

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P_D	Power dissipation	$I_{VCC} = 300mA$	920	mW
P_{DP}	Power dissipation by driver side (primary)	$I_{VCC} = 300mA$	360	mW
P_{DS}	Power dissipation by rectifier side (secondary)	$I_{VCC} = 300mA$	250	mW
P_{DT}	Power dissipation by transformer	$I_{VCC} = 300mA$	310	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
General				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 4.1	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 4.1	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 50	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 300V _{RMS}	I-III	
		Rated mains voltage ≤ 600V _{RMS}	I-II	
		Rated mains voltage ≤ 1000V _{RMS}	I-I	
DIN EN IEC60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1159	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDb) test	820	V _{RMS}
		DC voltage	1000	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification)	4243	V _{PK}
		V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100%) production	5091	V _{PK}
V _{IMP}	Maximum impulse Voltage ⁽³⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1.	6500	V _{PK}

6.6 Insulation Specifications (continued)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s; V _{pd(m)} = 1.3 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method b1, at routine test (100% production), V _{pd(ini)} = V _{IOTM} , t _{ini} = 1s; V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1s	≤ 5	pC
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1MHz	< 3	pF
R _{IO}	Isolation resistance, input to output ⁽⁶⁾	V _{IO} = 500V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	Withstand isolation voltage V _{TEST} = V _{ISO} , t = 60s (qualification) V _{TEST} = 1.2 × V _{ISO} , t=1s (100% production)	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MAX	UNIT
I _S	Safety input, output or supply current	R _{θJA} = 59.7°C/W, VINP = 5.5V, T _J = 150°C, T _A = 25°C, P _{OUT} = 1.9W	727	mA
		R _{θJA} = 59.7°C/W, V _{VINP} = 4.5V, T _J = 150°C, T _A = 25°C, P _{OUT} = 1.6W	822	mA
P _S	Safety power dissipation (input power - output power)	R _{θJA} = 59.7 °C/W, T _J = 150 °C, T _A = 25 °C	2.1	W
T _S	Safety temperature		150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
T_J = T_A + R_{θJA} × P, where P is the power dissipated in the device.
T_{J(max)} = T_S = T_A + R_{θJA} × P_S, where T_{J(max)} is the maximum allowed junction temperature.
P_{INP} = P_S + P_{OUT} = I_S × VINP, where P_{INP} is the input power.

6.8 Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to 150°C), $V_{VINP} = 5.0\text{V}$, $C_{IN1} = C_{OUT1} = 15\text{nF}$, $C_{IN2} = 10\mu\text{F}$, $C_{OUT2} = 22\mu\text{F}$
SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at $V_{VINP}=5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY (Primary-side. All voltages with respect to GNDP)						
I_{VINP_Q}	VIN quiescent current, disabled	EN/FLT=Low, VINP=5.0V, no load			180	μA
I_{VINP_NL}	VIN operating current, no load	EN/FLT=High; VINP=4.5V-5.5V; VCC=3.3V no load		4	10	mA
		EN/FLT=High; VINP=4.5V-5.5V; VCC=3.7V no load		4	10	mA
I_{VINP_FL}	VIN operating current, full load	EN/FLT=High; VINP=5.0V; VCC=3.3V, $I_{out}=300\text{mA}$, $T_A=25^{\circ}\text{C}$	375	395	412	mA
I_{VINP_SC}	DC current from VINP supply under short circuit on VCC	EN/FLT=High; VINP=5.0V; VCC=0V, $T_A=25^{\circ}\text{C}$ (1)		45		mA
UVLO COMPARATOR (Primary-side. All voltages with respect to GNDP)						
$V_{VINP_UVLO_R}$	VINP under-voltage lockout rising threshold			2.8	2.9	V
$V_{VINP_UVLO_F}$	VINP under-voltage lockout falling threshold		2.6	2.7		V
V_{UVLO_H}	VINP under-voltage lockout hysteresis			0.1		V
OVLO COMPARATOR (Primary-side. All voltages with respect to GNDP)						
$V_{VINP_OVLO_R}$	VINP over-voltage lockout rising threshold			5.77	5.9	V
$V_{VINP_OVLO_F}$	VINP over-voltage lockout falling threshold		5.55	5.72		V
V_{VINP_H}	VINP over-voltage lockout hysteresis			0.05		V
Switching Characteristics						
f_{SW}	DC-DC Converter switching frequency			64.5		MHz
PRIMARY SIDE THERMAL SHUTDOWN						
TSD_{P_R}	Primary-side over-temperature shutdown rising threshold		150	165		$^{\circ}\text{C}$
TSD_{P_F}	Primary-side over-temperature shutdown falling threshold		130			$^{\circ}\text{C}$
TSD_{P_H}	Primary-side over-temperature shutdown hysteresis			20		$^{\circ}\text{C}$
$t_{TSHUTP_DIG_GLITCH_D}$	Primary-side over-temperature shutdown digital deglitch time.			64		μs
EN/FLT PIN						
V_{EN_R}	Enable voltage rising threshold	EN/FLT = 0V to 5.0V			2.1	V
V_{EN_F}	Enable voltage falling threshold	EN/FLT = 5.0V to 0V	0.8			V
I_{EN}	Enable Pin Input Current	EN/FLT = 5.0V			10	μA
I_{EN}	Enable Pin Input Current	$V_{EN} \leq V_{EN_R}$			10	μA
I_{FLT}	Fault pin sink current when fault occurs	EN/FLT > 0.5V	0.375			mA
V_{FLT}	EN/FLT pin voltage when faults occur	With a minimum 18k Ω (10% tolerance) resistor connected to EN/FLT pin			0.5	V
t_{Fault}	EN/FLT pull down interval when faults occur	EN/FLT > 0.5V, Fault occur		200		μs
PRIMARY-SIDE Soft-Start						
$t_{SOFT_START_TIMEOUT}$	soft-start time-out	Timer is reset and started when (VIN>UVLO_P and EN = High).		16		ms

6.8 Electrical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to 150°C), $V_{\text{VINP}} = 5.0\text{V}$, $C_{\text{IN1}} = C_{\text{OUT1}} = 15\text{nF}$, $C_{\text{IN2}} = 10\mu\text{F}$, $C_{\text{OUT2}} = 22\mu\text{F}$
SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at $V_{\text{VINP}}=5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ON-MAX}	Maximum Ton primary side will limit to regardless PSON			13		uS
t _{OFF-MIN}	Minimum Toff during overpower protection			1.5		uS
VCC OUTPUT VOLTAGE (Secondary-side. All voltages with respect to GNDS)						
V _{CC}	Isolated supply regulated output voltage	V _{INP} = 5.0V, SEL = VCC, I _{out} = 0 - 300mA	3.2	3.3	3.4	V
		V _{INP} = 5.0V, SEL = GNDS, I _{out} = 0 - 270mA	3.59	3.7	3.81	V
	Isolated supply regulated output voltage accuracy	V _{INP} = 4.5V - 5.5V; VCC = 3.3V / 3.7V	-4		4	%
V _{CC_Line}	V _{cc} DC line regulation	V _{INP} = 4.5V - 5.5V; VCC = 3.3V, I _{out} = 150mA		2	12	mV/V
		V _{INP} = 4.5V - 5.5V; VCC = 3.7V, I _{out} = 150mA		2	12	mV/V
V _{CC_Load}	V _{cc} DC load regulation	V _{INP} = 5.0V; VCC = 3.3V, I _{out} = 0 - 300mA		0.5	0.7	%
		V _{INP} = 5.0V; VCC = 3.7V, I _{out} = 0 - 270mA		0.5	0.7	%
V _{CC_Ripple}	Voltage ripple on isolated supply output	20-MHz bandwidth, V _{INP} = 5.0V , VCC = 3.3V, I _{out} = 300mA, T _A =25°C ⁽¹⁾		50	75	mV
EFF	Efficiency P _{VCC} to P _{VINP}	V _{INP} = 5.0V, VCC = 3.3V, I _{out} = 300mA, T _A = 25°C		51		%
V _{CC_Rise}	VCC rise time from 10% - 90%	V _{INP} = 5.0V, VCC = 3.3V, T _A = 25°C, I _{out} = 70mA ⁽¹⁾		450	700	us
		V _{INP} = 5.0V, VCC = 3.7V, T _A = 25°C, I _{out} = 70mA ⁽¹⁾		450	700	us
UVLO_S COMPARATOR (Secondary-side. All voltages with respect to GNDS)						
V _{VCC_UVLO}	VCC under-voltage lockout threshold			2.4		V
VCC UVP UNDER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS)						
K _{VCC_UVP}	VCC under-voltage protection threshold ratio	VCC= 3.3V, VUVP = VCC * 90%		90		%
V _{UVP_H}	VCC under-voltage protection hysteresis	VCC =3.3V	52	66	90	mV
t _{VCC_UVP_DEGLITCH}	VCC under-voltage protection deglitch time			53		us
V _{UVP_H}	VCC under-voltage protection hysteresis	VCC =3.7V	68	93	112	mV
VCC OVP OVER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS)						
V _{VCC_OVP_R}	VCC over-voltage protection rising threshold	VCC = 3.3V		3.75	3.8	V
V _{VCC_OVP_H}	VCC over-voltage protection hysteresis	VCC = 3.3V		0.1		V
t _{VCC_OVP_deglitch}	VCC over-voltage protection deglitch time	VCC = 3.3V			3	uS
V _{VCC_OVP_R}	VCC over-voltage protection rising threshold	VCC = 3.7V		4.2	4.27	V
V _{VCC_OVP_H}	VCC over-voltage protection hysteresis	VCC = 3.7V		0.1		V
SECONDARY SIDE THERMAL SHUTDOWN						
TSD _{S_R}	Secondary-side over-temperature shutdown rising threshold		150	165		°C

6.8 Electrical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to 150°C), $V_{VINP} = 5.0\text{V}$, $C_{IN1} = C_{OUT1} = 15\text{nF}$, $C_{IN2} = 10\mu\text{F}$, $C_{OUT2} = 22\mu\text{F}$
 SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at $V_{VINP}=5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TSD_{S_F}	Secondary-side over-temperature shutdown falling threshold		130			$^{\circ}\text{C}$
TSD_{S_H}	Secondary-side over-temperature shutdown hysteresis			20		$^{\circ}\text{C}$
AUTO_RESTART						
$t_{RESTART}$	Primary-side auto-restart time	After secondary-side faults assert or soft-start time-out expires		155		ms

(1) Specified by design. Not production tested

6.9 Insulation Characteristics Curves




Figure 6-1. Thermal Derating Curve for Safety Related Limiting Current




Figure 6-2. Thermal Derating Curve for Safety Related Limiting Power

6.10 Typical Characteristics




Figure 6-3. Maximum Output Power vs Ambient Temperature :
VCC = 3.30V, C_{OUT2} = 22µF




Figure 6-4. Maximum Output Power vs Ambient Temperature :
VCC = 3.7V, C_{OUT2} = 22µF




Figure 6-5. Maximum Output Current vs Ambient Temperature :
VCC = 3.3V, C_{OUT2} = 22µF




Figure 6-6. Maximum Output Current vs Ambient Temperature :
VCC = 3.7V, C_{OUT2} = 22µF




Figure 6-7. Efficiency vs Load Current (I_{VCC}): VCC = 3.3V, T_A = 25°C, C_{OUT2} = 22µF




Figure 6-8. Efficiency vs Load Current (I_{VCC}): VCC = 3.3V, VINP = 5.0V, C_{OUT2} = 22µF

6.10 Typical Characteristics (continued)




Figure 6-9. Efficiency vs Load Current (I_{VCC}): $V_{CC} = 3.7V$, $T_A = 25^\circ C$, $C_{OUT2} = 22\mu F$




Figure 6-10. Input Current (I_{VINP}) vs Load Current (I_{VCC}): $V_{CC} = 3.3V$, $T_A = 25^\circ C$, $C_{OUT2} = 22\mu F$




Figure 6-11. Input Current (I_{VINP}) vs Load Current (I_{VCC}): $V_{CC} = 3.3V$, $V_{INP} = 5.0V$, $C_{OUT2} = 22\mu F$




Figure 6-12. Output Voltage Regulation (V_{VCC}) vs Load Current (I_{VCC}): $V_{CC} = 3.3V$, $T_A = 25^\circ C$, $C_{OUT2} = 22\mu F$




Figure 6-13. Output Voltage Regulation (V_{VCC}) vs Load Current (I_{VCC}): $V_{CC} = 3.3V$, $V_{INP} = 5.0V$, $C_{OUT2} = 22\mu F$




Figure 6-14. Output Voltage Regulation (V_{VCC}) vs Load Current (I_{VCC}): $V_{CC} = 3.7V$, $T_A = 25^\circ C$, $C_{OUT2} = 22\mu F$

7 Detailed Description

7.1 Overview

The UCC33410-Q1 device integrates a high-efficiency, low-emissions isolated DC/DC converter. Requiring minimum passive components to form a completely functional DC/DC power module, the device can deliver a maximum power of 1.0W across a 3kV_{RMS} basic isolation barrier over a wide range of operating temperatures in a low profile, high power density VSON-12-pin package.


This module is easy-to-use, low profile, and has high power density, making it appropriate for size constrained, cost sensitive systems to replace bulky and expensive transformer based designs with minimum design effort.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency across all loading conditions. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low electro-magnetic emissions.

The VINP supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified, and regulated using a fast hysteretic burst mode control scheme that monitors VCC and confirms it is kept within the hysteresis band under normal and transient loading events while maintaining efficient operation across all loading conditions. The VCC is regulated to 3.3V or to 3.7V by SEL pin connection to have enough headroom for a post regulator LDO for tighter regulation or lower output ripple requirement applications.

The device has an enable pin to turn the device on or off depending on the system requirement. Pulling enable pin low reduces the quiescent current significantly if the system wants to operate in a low power consumption mode. Use the enable pin as a fault reporting pin; when connected to 18kΩ, the pin pulls low for t_{Fault} for any fault shutdown of the device. The device has a soft-start mechanism for a smooth and fast VCC ramp up with minimum input inrush current to avoid oversizing front-end power supplies powering the input of the device.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable and Disable

Forcing EN/FLT pin low disables the device, which greatly reduces the VINP power consumption. Pull the EN/FLT pin high to enable normal device functionality. The EN/FLT pin has a weak internal pull-down resistor so it is not recommended to leave this pin floating in noisy systems.

7.3.2 Output Voltage Soft-Start

The UCC33410-Q1 integrates a soft-start mechanism that ensures a smooth and fast soft-start operation with minimum input inrush current. The output voltage Soft-Start diagram is shown in [Figure 7-1](#). After $V_{INP} > V_{VINP_UVLO_R}$ and EN/FLT is pulled high, the soft-start sequence starts with a primary duty cycle open loop control. The power stage operates with a fixed burst frequency with an incremental increasing duty cycle. The rate of change of the duty cycle is pre-programmed in the part to reduce the input inrush current while building the output voltage VCC. The primary side limits the maximum duty cycle to 62.5% during this phase till the secondary side VCC voltage passes V_{VCC_UVLO} before releasing this duty cycle limit. This limit prevents excessive input current in case the device starts on a short circuit and the VCC voltage is not increasing.

The soft-start time varies depending on the output capacitors, input voltage and loading conditions. The UCC33410-Q1 has a soft-start timeout feature by which the VCC output voltage state is monitored during soft-start. In certain conditions, the VCC might not reach steady-state regulation threshold due to short circuit on the output voltage as shown in [Figure 7-2](#), heavy loading conditions above recommended operating conditions or higher output capacitor values as shown in [Figure 7-3](#). In these conditions, if the soft-start timeout duration, $t_{SOFT_START_TIMEOUT}$ expires without the VCC reaching steady-state regulation, the part shuts down and EN/FLT pin pulls low for t_{Fault} to report the fault condition. An auto-restart timer starts afterward, the part attempts to restart $t_{RESTART}$. More details regarding fault reporting and auto-restart can be found in [Fault Reporting and Auto-Restart](#). If the same conditions continue to exist the same cycle repeats again as shown in [Figure 7-2](#) and [Figure 7-3](#) below.

The [UCC3341x_CALC](#) can help the system designer check if the soft-start timeout condition above would take place based on the system's input voltage, output voltage, output capacitor and soft-start loading conditions.




Figure 7-1. Output Voltage Soft-Start Diagram




Figure 7-2. Soft-Start Under Short-Circuit Output Diagram




Figure 7-3. Soft-Start Under High Load or High Output Capacitor Conditions Diagram

7.3.3 Output Voltage Steady-State Regulation

The UCC33410-Q1 uses hysteretic control to regulate the output voltage between upper and lower bands as shown in [Figure 7-4](#). The regulation block on the secondary side senses the regulated output voltage and sends a feedback signal to the primary side through the inductive communication channel to turn the primary power stage On or Off to maintain the regulated output within the hysteresis bands. During steady-state regulation, the burst frequency changes according to the output capacitors and loading conditions. The burst frequency is highest at higher loading conditions and lowest at light loading conditions by which light load efficiency improvements can be achieved.

The Burst-On duration (t_{ON}) increases with heavy loading conditions or higher output capacitor. The UCC33410-Q1 enters an overpower protection mode if the Burst-on duration exceeds t_{ON-MAX} as shown in [Figure 7-5](#). In this condition, as the VCC has not reached the upper hysteresis threshold, the device turns-on the power stage again after minimum Burst-off duration of $t_{OFF-MIN}$. This repeats as the heavy load condition remains resulting in higher peak-to-peak VCC steady state ripple or lower VCC regulation voltage. The [UCC3341x_CALC](#) can help the system designer appropriately select the output capacitor for the targeted maximum load and input voltage range conditions to avoid triggering this condition.

The UCC33410-Q1 allows selection of regulated output voltage (VCC_REG) for VCC based on the SEL pin connection. The VCC can be programmed to 3.3V with SEL = VCC or to 3.7V with SEL = GNDS. The SEL pin voltage is monitored during soft-start sequence when $VCC < V_{VCC_UVLO}$ threshold. Note that after this initial monitoring, the SEL pin no longer affects the VCC output level. To change the output mode selection, either the EN/FLT pin must be toggled or the VINP power supply must be cycled off and back on.




Figure 7-4. Output Voltage Hysteresis Mode Control




Figure 7-5. Overpower Protection Condition

7.3.4 Protection Features

The UCC33410-Q1 is equipped with a full set of protection functions including input under-voltage lockout, input over-voltage lockout, output under-voltage protection, and over-temperature protection. In addition, the device has a fault reporting mechanism to notify the system of any faults causing a shutdown. Under certain faulty conditions the device shuts down and attempts an auto-restart after t_{RESTART} .

7.3.4.1 Input Under-Voltage and Over-Voltage Lockout

The UCC33410-Q1 can operate at input voltage range from 4.5V to 5.5V. If the $V_{\text{INP}} < V_{\text{VINP_UVLO_F}}$ or $V_{\text{INP}} > V_{\text{VINP_OVLO_R}}$ conditions occurred, the converter stops switching and part shuts down. Once the V_{INP} returns to normal operation range, $V_{\text{INP}} > V_{\text{VINP_UVLO_R}}$ or $V_{\text{INP}} < V_{\text{VINP_OVLO_F}}$. The part resumes switching immediately without waiting for the auto-restart timer.

7.3.4.2 Output Under-Voltage Protection

The UCC33410-Q1 has undervoltage protection feature to protect the part when overload condition occurs. If an overload or a short circuit occurs at VCC such that $V_{\text{CC}} < V_{\text{UVP}}$ condition occurs, the converter goes into the duty-cycle limit mode as in the soft start operation then shuts down after a deglitch time of $t_{\text{VCC_UVP_DEGLITCH}}$. The deglitch time is added to accommodate for any instantaneous overloading or short-circuit conditions that can be removed quickly and normal operation can resume. Once the part shuts down, the part tries an auto-restart after t_{RESTART} . If the fault condition remains, the part shuts down again and tries another auto-restart.

7.3.4.3 Output Over-Voltage Protection

The UCC33410-Q1 has overvoltage protection feature to protect the load against overvoltage conditions during severe transient events causing large overshoots on the output voltage. If the VCC voltage rise above $V_{\text{VCC_OVP_R}}$ threshold, an OV_CLAMP circuit verifies the output voltage remains within absolute maximum

operating conditions. The converter enters duty-cycle limit mode as in the soft-start operation then shuts down after a deglitch time of $t_{VCC_OVP_deglitch}$. Once the part shuts down, the part tries an auto-restart after $t_{RESTART}$. If the fault condition remains, the part shuts down again and tries another auto-restart.

7.3.4.4 Over-Temperature Protection

The UCC33410-Q1 integrates the primary-side and secondary-side power stages, as well as the isolation transformer. The power loss caused by the power conversion causes the module temperature to rise above the ambient temperature. To establish the safe operation of the power module, the device is equipped with over-temperature protection. Both the primary-side power stage and the secondary-side power stage temperatures are sensed and compared with the over-temperature protection threshold. If the primary-side power stage temperature becomes higher than TSD_{P_R} , or the secondary-side power stage temperature becomes higher than TSD_{S_R} , the module enters over-temperature protection mode. The module stops switching after a deglitch time of $t_{TSHUT_DEGLITCH_D}$, report the fault and try an auto-restart after $t_{RESTART}$.

7.3.4.5 Fault Reporting and Auto-Restart

The UCC33410-Q1 has a fault reporting mechanism that can alert a system-level MCU or monitoring circuitry of faulty conditions on the device that resulted in a shutdown. If an input over-voltage, over-temperature, or output under-voltage protection faults occur, the primary-side controller and fault monitoring system enables a current source that sinks I_{Fault} current for t_{Fault} duration. If a resistor $>18k\Omega$ connects between the MCU and the EN/FLT pin, the EN/FLT pin pulls low to V_{FLT} for the same t_{Fault} duration whenever one of the above mentioned faults occur that resulted in a shutdown of the device as shown in Figure 7-6. If the fault reporting mechanism is not required on the system, connect the EN/FLT directly to the enable source voltage without the $18k\Omega$ resistor.

The device has an auto-restart feature that occurs after the device is shutdown when output under-voltage or over-temperature faults occur. After the t_{Fault} time expires, a timer starts and after $t_{RESTART}$ the part tries a new soft-start sequence as shown in Figure 7-7. If the fault is removed, the VCC soft-starts to regulation successfully. If the fault remains, the part shuts down again and report the fault. The device can continuously operate safely in hiccup mode as long as the fault persists.




Figure 7-6. Fault Reporting Mechanism




Figure 7-7. Auto-Restart Operation

7.3.5 VCC Load Recommended Operating Area

Figure 7-8 depicts the device VCC regulation behavior across the output load range, including when the output is overloaded. For proper device operation, establish that the device VCC output load does not exceed the maximum output current I_{OUT_MAX} . If the UCC33410-Q1 is loaded beyond the recommended operating area, the VCC drops and once it goes below the VCC_UVP threshold, the part enters a power limiting mode to avoid stressing the device until power stage stop switching and shutdown.




Figure 7-8. VCC Load Recommended Operating Area Description

7.3.6 Electromagnetic Compatibility (EMC) Considerations

UCC33410-Q1 devices use adaptive spread spectrum modulation (SSM) algorithm for the internal oscillator to reduce the noise emissions from the device. The adaptive SSM algorithm establishes a full switching frequency span between two bands during each burst cycle regardless of the loading conditions to provide a similar impact of SSM at different loading conditions. In addition, the UCC33410-Q1 uses advanced internal layout scheme to minimize radiated emissions at the system level.

7.4 Device Functional Modes

Table 7-1 lists the supply functional modes for this device.

Table 7-1. Device Functional Modes

INPUTS		ISOLATED SUPPLY OUTPUT VOLTAGE (VCC) SETPOINT
EN/FLT	SEL	
HIGH	Shorted to VCC	3.3V
HIGH	Shorted to GNDS	3.7V
Low	x	0V
OPEN ⁽¹⁾	OPEN ⁽¹⁾	UNSUPPORTED

(1) The SEL and EN/FLT pins has an internal weak pull-down resistance to ground, but leaving these pins open is not recommended.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCC33410-Q1 device is designed for applications that have limited board space and desire more integration. This device is also an excellent choice for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

8.2 Typical Application

Figure 8-1 shows the schematic for the UCC33410-Q1 device supplying an isolated load.




Figure 8-1. Typical Application

8.2.1 Design Requirements

To design using UCC33410-Q1, a few simple design considerations must be evaluated. Table 8-1 shows some recommended values for a typical application. See Section 8.3 and Section 8.4 sections to review other key design considerations for the UCC33410-Q1.

Table 8-1. Design Parameters

PARAMETER	RECOMMENDED VALUE
Input supply voltage, VINP	4.5V to 5.5V
First Decoupling capacitance (C_{IN1}) between VINP and GNDP	10nF to 100nF, 50V, $\pm 10\%$, X7R
Second Decoupling capacitance (C_{IN2}) between VINP and GNDP	4.7 μ F to 20 μ F, 10V, X7R
First Decoupling capacitance (C_{OUT1}) between VCC and GNDS	10nF to 100nF, 50V, $\pm 10\%$, X7R
Second Decoupling capacitance (C_{OUT2}) between VCC and GNDS	10 μ F to 33 μ F, 10V, X7R
EN/FLT pin resistor for fault reporting	18k Ω or greater

8.2.2 Detailed Design Procedure

The UCC33410-Q1 design procedure is very simple, the device requires two decoupling capacitors connected between VINP and GNDP pins for the input supply, and two decoupling capacitors for the isolated output

supply placed between VCC and GNDS pins to form a completely functional DC/DC converter. A first and small decoupling capacitor (C_{IN1} or C_{OUT1}) gives excellent high-frequency response and noise filter capabilities. The second and large decoupling capacitor (C_{IN2} or C_{OUT2}) is selected to store energy and provide a constant DC with less ripple. Use Equation 1 to calculate an example of recommended C_{OUT2} , considering the power rating (ΔE), VCC, and VCC ripple (ΔVCC).

$$C_{OUT2} = \frac{\Delta E}{VCC \times \Delta VCC} \quad (1)$$

Select the EN/FLT pin resistor for fault reporting as 18k Ω or higher to confirm the current from MCU to EN/FLT pin is lower than the I_{FLT} (sink current when fault occurs) as shown in Figure 7-6.

$$\frac{VINP_{max}}{R_{EN/FLT}} \leq I_{FLT} \quad (2)$$

The SEL must directly tie to VCC to select a 3.3V output voltage, and to GNDS to select a 3.7V output voltage. The higher voltage setting allows UCC33410-Q1 to output a higher voltage with enough headroom for an external LDO to provide additional regulation accuracy.

TI recommends connecting low ESR, ESL ceramic capacitors close to the device pins. Note that the selected VCC output capacitor impacts the effective burst frequency.




Figure 8-2. UCC33410-Q1 Thermal Image: VINP = 5.0V, VCC = 3.3V, P_{Out}=1.0W

8.2.3 Application Curves




Figure 8-3. Start-Up with EN/FLT From Low to High: VINP = 5.0V, VCC = 3.3V, 11Ω Load




Figure 8-4. Steady State Output Voltage Ripple: VINP = 5.0V, VCC = 3.3V, C_{OUT2} = 22μF, 300mA Load




Figure 8-5. Load Transient: VINP = 5.0V, VCC = 3.3V, C_{OUT2} = 22μF, I_{VCC} = 0mA - 300mA - 0mA




Figure 8-6. Output Short Circuit Operation: VINP = 5.0V




Figure 8-7. Auto-Restart Operation Under Short Circuit Output: VINP = 5.0V

8.3 Power Supply Recommendations

The recommended input supply voltage (VINP) for the UCC33410-Q1 is from 4.5V and 5.5V. To help verify reliable operation, locate adequate decoupling capacitors as close to supply pins as possible. Place local bypass capacitors between the VINP and GNDP pins at the input, and between VCC and GNDS at the isolated output supply. The input supply must have an appropriate current rating to support output load required by the end application, as well as sufficient current to charge the output capacitance within before the soft-start timeout expires (Typically 150mA during soft start).

8.4 Layout

8.4.1 Layout Guidelines

The UCC33410-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Proper PCB layout is important to achieve optimum performance. Here is a list of recommendations:

- Place decoupling capacitors as close as possible to the device pins. For the input supply, place 0402 and 0805 ceramic capacitor between pin 2 (VINP) and pins 3, 4, 5 and 6 (GNDP). For the isolated output supply, place 0402 and 0805 ceramic capacitor between pin 8 (VCC) and pins 9, 10, 11 and 12 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.
- Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on all GNDP and GNDS pins for best heat-sinking. Placing vias close to the device pins and away from the high frequency path between the ceramic capacitors and the device pins is essential for better thermal performance.
- If space and layer count allow, it is also recommended to connect the VINP, GNDP, VCC and GNDS pins to internal ground or power planes through multiple vias of adequate size. Alternatively, make traces for these nets as wide as possible to minimize losses.
- Pay close attention to the spacing between primary ground plane (GNDP), and any signals referenced to it, and secondary ground plane (GNDS) and it's signals on the PCB outer layers. The effective creepage and or clearance of the system reduces if the two ground planes and their respective signals have a lower spacing than that of the device package.

8.4.2 Layout Example




Figure 8-8. VINP (C2, C3) and VCC (C4, C5) Capacitor




Figure 8-9. Thermal Vias




Figure 8-10. Isolation Keep Out Region

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [UCC33420EVM-080 Evaluation Module for Automotive and Industrial Applications User's Guide](#)
- Texas Instruments, [UL 1577 Certificate of Compliance](#)
- Texas Instruments, [UCC33410\(-Q1\) CISPR-32 Class B Certificate of Compliance](#) ,
- Texas Instruments, [UCC33410\(-Q1\) CISPR-25 Class 5 Certificate of Compliance](#)
- Texas Instruments, [How to Pass CISPR32 Class B for UCC33420-Q1](#)
- Texas Instruments, [How to Pass CISPR25 Class 5 for UCC33420-Q1](#)
- Texas Instruments, [UCC3341x\(-Q1\) Simplis Model](#)
- Texas Instruments, [UCC3341x\(-Q1\) Soft-start rise time and burst-on duration calculator](#)
- Texas Instruments, [Isolation Glossary](#)

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2024) to Revision A (June 2026)

Page

- Changed the document status from *Advance Information* to *Production Data* [1](#)
-

11 Mechanical and Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PUCC33410QRAQRQ1	Active	Preproduction	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC33410QRAQRQ1.A	Active	Preproduction	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
UCC33410QRAQRQ1	Active	Production	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	U33410Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC33410-Q1 :

- Catalog : [UCC33410](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC33410QRAQRQ1	VSON-FCRLF	RAQ	12	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC33410QRAQRQ1	VSON-FCRLF	RAQ	12	3000	350.0	350.0	43.0

GENERIC PACKAGE VIEW


RAQ 12


VSON-FCRLF - 1.05 mm max height

5 x 4, 0.65 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4229412/A 02/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RAQ0012B

VSON-FCRLF - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4229412/A 02/2023

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RAQ0012B

VSON-FCRLF - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X

4229412/A 02/2023

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025