SBAS949A February 2020 – February 2021 ADS131M06
The ΔΣ modulator bit-stream feeds into a digital filter. The digital filter is a linear phase, finite impulse response (FIR), low-pass sinc-type filter that attenuates the out-of-band quantization noise of the ΔΣ modulator. The digital filter demodulates the output of the ΔΣ modulator by averaging. The data passing through the filter is decimated and downsampled, to reduce the rate at which data come out of the modulator (fMOD) to the output data rate (fDATA). The decimation factor is defined as per Equation 5 and is called the oversampling ratio (OSR).
The OSR is configurable and set by the OSR[2:0] bits in the CLOCK register. There are OSR settings in the ADS131M06, allowing different data rate settings for any given master clock frequency. Table 8-2 lists the OSR settings and their corresponding output data rates for the nominal CLKIN frequencies mentioned.
The OSR determines the amount of averaging of the modulator output in the digital filter and therefore also the filter bandwidth. The filter bandwidth directly affects the noise performance of the ADC because lower bandwidth results in lower noise whereas higher bandwidth results in higher noise. See Table 7-1 for the noise specifications for various OSR settings.
|POWER MODE||NOMINAL MASTER CLOCK FREQUENCY||fMOD||OSR||OUTPUT DATA RATE|
|HR||8.192 MHz||4.096 MHz||128||32 kSPS|
|LP||4.096 MHz||2.048 MHz||128||16 kSPS|
|VLP||2.048 MHz||1.024 MHz||128||8 kSPS|