8.5.109 GPO4_TRIG_EVENT_SEL Register (Address = 0xCB) [reset = 0x20]
GPO4_TRIG_EVENT_SEL is shown in Figure 147 and described in Table 119.
Return to the Summary Table.
Figure 147. GPO4_TRIG_EVENT_SEL Register
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
GPO4_TRIG_EVENT_SEL[7:0] |
R/W-100000b |
|
Table 119. GPO4_TRIG_EVENT_SEL Register Field Descriptions
Bit |
Field |
Type |
Reset |
Description |
7-0 |
GPO4_TRIG_EVENT_SEL[7:0] |
R/W |
100000b |
Select the inputs AIN/GPIO[7:0] which can trigger an Event based update on GPO4.
0b = Alert flags for the AIN/GPIO corresponding to this bit do not trigger GPO4 output.
1b = Alert flags for the AIN/GPIO corresponding to this bit trigger GPO4 output.
|