SLUSD08A May   2017  – January 2018

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Simplified Schematic
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
    1.     Pin Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements
    7. 8.7 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Ship Mode
        1. 9.3.1.1 Ship Mode Entry and Exit
      2. 9.3.2  High Impedance Mode
      3. 9.3.3  Active Battery Only Connected
      4. 9.3.4  Voltage Based Battery Monitor
      5. 9.3.5  Sleep Mode
      6. 9.3.6  Input Voltage Based Dynamic Power Management (VIN(DPM))
      7. 9.3.7  Input Overvoltage Protection and Undervoltage Status Indication
      8. 9.3.8  Battery Charging Process and Charge Profile
      9. 9.3.9  Dynamic Power Path Management Mode
      10. 9.3.10 Battery Supplement Mode
      11. 9.3.11 Default Mode
      12. 9.3.12 Termination and Pre-Charge Current Programming by External Components (IPRETERM)
      13. 9.3.13 Input Current Limit Programming by External Components (ILIM)
      14. 9.3.14 Charge Current Programming by External Components (ISET)
      15. 9.3.15 Safety Timer and Watchdog Timer
      16. 9.3.16 External NTC Monitoring (TS)
      17. 9.3.17 Thermal Protection
      18. 9.3.18 Typical Application Power Dissipation
      19. 9.3.19 Status Indicators (PG and INT)
      20. 9.3.20 Chip Disable (CD)
      21. 9.3.21 Buck (PWM) Output
      22. 9.3.22 Load Switch / LDO Output and Control
      23. 9.3.23 Manual Reset Timer and Reset Output (MR and RESET)
    4. 9.4 Device Functional Modes
    5. 9.5 Programming
      1. 9.5.1 Serial Interface Description
      2. 9.5.2 F/S Mode Protocol
    6. 9.6 Register Maps
      1. 9.6.1  Status and Ship Mode Control Register
        1. Table 12. Status and Ship Mode Control Register
      2. 9.6.2  Faults and Faults Mask Register
        1. Table 13. Faults and Faults Mask Register
      3. 9.6.3  TS Control and Faults Masks Register
        1. Table 14. TS Control and Faults Masks Register, Memory Location 0010
      4. 9.6.4  Fast Charge Control Register
        1. Table 15. Fast Charge Control Register
      5. 9.6.5  Termination/Pre-Charge and I2C Address Register
        1. Table 16. Termination/Pre-Charge and I2C Address Register
      6. 9.6.6  Battery Voltage Control Register
        1. Table 17. Battery Voltage Control Register
      7. 9.6.7  SYS VOUT Control Register
        1. Table 18. SYS VOUT Control Register
      8. 9.6.8  Load Switch and LDO Control Register
        1. Table 20. Load Switch and LDO Control Register
      9. 9.6.9  Push-button Control Register
        1. Table 21. Push-button Control Register
      10. 9.6.10 ILIM and Battery UVLO Control Register
        1. Table 22. ILIM and Battery UVLO Control Register, Memory Location 1001
      11. 9.6.11 Voltage Based Battery Monitor Register
        1. Table 23. Voltage Based Battery Monitor Register, Memory Location 1010
      12. 9.6.12 VIN_DPM and Timers Register
        1. Table 24. VIN_DPM and Timers Register
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Default Settings
        2. 10.2.2.2 Choose the Correct Inductance and Capacitance
        3. 10.2.2.3 Calculations
          1. 10.2.2.3.1 Program the Fast Charge Current (ISET)
          2. 10.2.2.3.2 Program the Input Current Limit (ILIM)
          3. 10.2.2.3.3 Program the Pre-charge/termination Threshold (IPRETERM)
          4. 10.2.2.3.4 TS Resistors (TS)
      3. 10.2.3 Application Performance Curves
        1. 10.2.3.1 Charger Curves
        2. 10.2.3.2 SYS Output Curves
        3. 10.2.3.3 Load Switch and LDO Curves
        4. 10.2.3.4 LS/LDO Output Curves
        5. 10.2.3.5 Timing Waveforms Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
    2. 13.2 Trademarks
    3. 13.3 Electrostatic Discharge Caution
    4. 13.4 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.5 Electrical Characteristics

Circuit of Figure 1, V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP), TJ = –40°C to 85°C and TJ = 25°C for typical values (unless otherwise noted)
PARAMETERSTEST CONDITIONSMINTYPMAXUNIT
INPUT CURRENTS
IIN Supply Current for Control V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP) PWM Switching, –40°C < TJ < 85°C 1 mA
V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP) PWM NOT Switching 3 mA
0°C < TJ < 85°C, VIN = 5 V, Charge Disabled 1.5 mA
I(BAT_HIZ) Battery discharge current in High Impedance Mode 0°C < TJ < 60°C, VIN = 0 V, High-Z Mode, PWM Not Switching, V(BUVLO) < V(BAT) < 4.65 V 0.7 1.2 µA
0°C < TJ < 60°C, VIN = 0 V, High-Z Mode, PWM Not Switching, V(BUVLO) < V(BAT) < 6.6 V 0.9 1.5 µA
0°C < TJ < 60°C, VIN = 0 V or floating, High-Z Mode, PWM Switching, No Load 0.75 3.5 µA
0°C < TJ < 85°C, VIN = 0 V, High-Z Mode, PWM Switching, LSLDO enabled 1.35 4.25 µA
I(BAT_ACTIVE) Battery discharge current in Active Battery Mode 0°C < TJ < 85°C, VIN = 0 V, Active Battery Mode, PWM Switching, LSLDO enabled, I2C Enabled, V(BUVLO) < V(BAT) < 4.65 V 6.8 12 µA
0°C < TJ < 85°C, 0 < VIN < VIN(UVLO), Active Battery Mode, PWM Switching, LSLDO disabled, I2C Enabled, CD = Low, V(BUVLO) < V(BAT) < 4.65 V 6.2 11 µA
I(BAT_SHIP) Battery discharge current in Ship Mode 0°C < TJ < 85°C, VIN = 0 V, Ship Mode 2 150 nA
POWER-PATH MANAGEMENT and INPUT CURRENT LIMIT
VDO(IN-PMID) VIN – V(PMID) VIN = 5 V, IIN = 300 mA 125 170 mV
VDO(BAT-PMID) V(BAT) – V(PMID) VIN = 0 V, V(BAT) > 3 V, Iff = 400 mA 120 160 mV
V(BSUP1) Enter supplement mode threshold V(BAT) > V(BUVLO) V(PMID) < V(BAT) – 25 mV V
V(BSUP2) Exit supplement mode threshold V(BAT) > V(BUVLO) V(PMID) < V(BAT) – 5mV V
I(BAT_OCP) Current Limit, Discharge Mode V(BAT) > V(BUVLO) 0.85 1.15 1.35 A
I(ILIM) Input Current Limit Programmable Range, 50-mA steps 50 400 mA
Maximum Input Current using ILIM K(ILIM) / R(ILIM)
IILIM accuracy IILIM accuracy 50 mA to 100 mA –12% 12%
100 mA to 400 mA –5% 5%
K(ILIM) Maximum input current factor I(ILIM) = 50 mA to 100 mA 175 200 225 AΩ
I(ILIM) = 100 mA to 400 mA 190 200 210 AΩ
VIN(DPM) Input voltage threshold when input current is reduced Programmable Range using VIN(DPM) Registers. Can be disabled using VIN(DPM_ON) 4.2 4.9 V
VIN_DPM threshold accuracy –3% 3%
BATTERY CHARGER
VD(PPM) PMID voltage threshold when charge current is reduced Above V(BATREG) 0.2 V
RON(BAT-PMID) Internal Battery Charger MOSFET on-resistance Measured from BAT to PMID, V(BAT) = 4.35 V, High-Z mode 300 400 mΩ
V(BATREG) Charge Voltage Operating in voltage regulation, Programmable Range, 10-mV steps 3.6 4.65 V
Voltage Regulation Accuracy TJ = 25°C –0.5% 0.5%
TJ = 0°C to 85°C –0.5% 0.5%
I(CHARGE) Fast Charge Current Range V(BATUVLO) < V(BAT) < V(BATREG) 5 300 mA
Fast Charge Current using ISET K(ISET) / R(ISET) A
Fast Charge Current Accuracy –5% 5%
K(ISET) Fast Charge Current Factor 5 mA > I(CHARGE) > 300 mA 190 200 210 AΩ
I(TERM) Termination charge current Termination current programmable range over I2C 0.5 37 mA
Termination Current using IPRETERM I(CHARGE) < 300 mA, R(ITERM) = 15 kΩ 5 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 4.99 kΩ 10 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 1.65 kΩ 15 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 549 Ω 20 % of ISET
Accuracy I(TERM) > 4 mA –10% 10%
tDGL(TERM) TERM deglitch time Both rising and falling, 2-mV over-drive, tRISE, tFALL = 100 ns 64 ms
I(PRE_CHARGE) Pre-charge current Pre-charge current programmable range over I2C 0.5 37 mA
Pre-charge Current using IPRETERM I(TERM) A
Accuracy –10% 10%
V(RCH) Recharge threshold voltage Below V(BATREG) 100 120 140 mV
tDGL(RCHG) Recharge threshold deglitch time tFALL = 100 ns typ, V(RCH) falling 32 ms
SYS OUTPUT
RDS(ON_HS) PMID = 3.6 V, I(SYS) = 150 mA 675 850 mΩ
RDS(ON_LS) PMID = 3.6 V, I(SYS) = 150 mA 300 475 mΩ
RDS(CH_SYS) MOSFET on-resistance for SYS discharge VIN = 3.6 V, IOUT = –10 mA into VOUT pin 22 40 Ω
I(LIMF) SW Current limit HS 2.2 V < V(PMID) < 5.5 V 450 600 675 mA
SW Current limit LS 2.2 V < V(PMID) < 5.5 V 450 700 850 mA
I(LIM_SS) PMOS switch current limit during softstart Current limit is reduced during softstart 80 130 200 mA
VSYS SYS Output Voltage Range Programmable range, 100 mV Steps 1.1 3.3 V
Output Voltage Accuracy VIN = 5 V, PFM mode, IOUT = 10 mA, V(SYS) = 1.8 V –2.5% 0 2.5%
DC Output Voltage Load Regulation in PWM mode VOUT = 2 V, over load range 0.01 %/mA
DC Output Voltage Line Regulation in PWM mode VOUT = 2 V, IOUT = 100 mA, over VIN range 0.01 %/V
LS/LDO OUTPUT
VIN(LS) Input voltage range for LS/LDO Load Switch Mode 0.8 6.6 V
Input voltage range for LS/LDO LDO Mode 2.2 6.6 V
VOUT DC output accuracy TJ = 25°C –2% ±1% 2%
Over VIN, IOUT, temperature –3% ±2% 3%
VLDO Output range for LS/LDO Programmable Range, 0.1 V steps 0.8 3.3 V
ΔVOUT / Δ VIN DC Line regulation VOUT(NOM) + 0.5 V < VIN < 6.6 V, IOUT = 5 mA –1% 1%
DC Load regulation 0 mA < IOUT < 100 mA –1% 1%
Load Transient 2 µA to 100 mA, VOUT = 1. 8 V –120 60 mV
RDS(ON_LDO) FET Rdson V(VINLS) = 3.6 V 460 600 mΩ
R(DSCH_LSLDO) MOSFET on-resistance for LS/LDO discharge 1.7 V < V(VINLS) < 6.6 V, ILOAD = –10 mA 20 Ω
I(OCL_LDO) Output Current Limit – LDO VLS/LDO = 275 365 475 mA
I(LS/LDO) Output Current V(VINLS) = 3.6 V, VLSLDO = 3.3 V 100 mA
V(VINLS) = 3.3 V, VLSLDO = 0.8 V 100 mA
V(VINLS) = 2.2 V, VLSLDO = 0.8 V 10 mA
IIN(LDO) Quiescent current for VINLS in LDO mode 0.9 µA
OFF-state supply current 0.25 µA
VIH(LSCTRL) High-level input voltage for LSCTRL 1.15 V > V(VINLS) > 6.6 V 0.75 x V(SYS) 6.6 V
VIL(LSCTRL) Low-level input voltage for LSCTRL 1.15 V > V(VINLS) > 6.6 V 0.25 x V(SYS) V
PUSHBUTTON TIMER (MR)
VIL Low-level input voltage VBAT > VBUVLO 0.3 V
RPU Internal pull-up resistance 120 kΩ
VBAT MONITOR
VBMON Battery Voltage Monitor Accuracy V(BAT) Falling - Including 2% increment –3.5 3.5 %V(BATREG)
BATTERY-PACK NTC MONITOR
VHOT High temperature threshold VTS falling, 1% VIN Hysteresis 14.5 15 15.2 %VIN
VWARM Warm temperature threshold VTS falling, 1% VIN Hysteresis 20.1 20.5 20.8 %VIN
VCOOL Cool temperature threshold VTS rising, 1% VIN Hysteresis 35.4 36 36.4 %VIN
VCOLD Low temperature threshold VTS rising, 1% VIN Hysteresis 39.3 39.8 40.2 %VIN
TSOFF TS Disable threshold VTS rising, 2% VIN Hysteresis 55 60 %VIN
PROTECTION
V(UVLO) IC active threshold voltage VIN rising 3.4 3.6 3.8 V
VUVLO(HYS) IC active hysteresis VIN falling from above VUVLO 150 mV
V(BUVLO) Battery Undervoltage Lockout threshold Range Programmable Range for V(BUVLO) VBAT falling, 150 mV Hysteresis 2.2 3.0 V
Default Battery Undervoltage Lockout Accuracy V(BAT) falling –2.5% 2.5%
V(BATSHORT) Battery short circuit threshold Battery voltage falling 2 V
V(BATSHORT_HYS) Hysteresis for V(BATSHORT) 100 mV
I(BATSHORT) Battery short circuit charge current I(PRETERM) mA
V(SLP) Sleep entry threshold, VIN – V(BAT) 2 V < VBAT < V(BATREG), VIN falling 65 120 mV
V(SLP_HYS) Sleep-mode exit hysteresis VIN rising above V(SLP) 40 65 100 mV
VOVP Maximum Input Supply OVP threshold voltage VIN rising, 100 mV hysteresis 5.35 5.55 5.75 V
tDGL_OVP Deglitch time, VIN OVP falling VIN falling below VOVP, 1V/us 32 ms
TSHTDWN Thermal trip VIN > VUVLO 114 °C
THYS Thermal hysteresis VIN > VUVLO 11 °C
tDGL_SHTDWN Deglitch time, Thermal shutdown TJ rising above TSHTDWN 4 µs
I2C INTERFACE
I2C Bus Specification standard and fast mode frequency support 100 400 kHz
VIL Input low threshold level VPULLUP = 1.1 V, SDA and SCL 0.275 V
VIH Input high threshold level VPULLUP = 1.1 V, SDA and SCL 0.825 V
VIH Input high threshold level VPULLUP = 3.3 V, SDA and SCL 2.475 V
VOL Output low threshold level IL = 5 mA, sink current, VPULLUP = 1.1 V 0.275 V
IBIAS High-Level leakage current VPULLUP = 1.8 V, SDA and SCL 1 µA
INT, PG, and RESET OUTPUT (Open Drain)
VOL Low level output threshold Sinking current = 5 mA 0.25 x V(SYS) V
IIN Bias current into pin Pin is high impedance, IOUT = 0 mA; TJ = –40°C to 60°C 12 nA
VIN(BAT_DELTA) Input voltage above VBAT where PG sends two 128 µs pulses each minute to signal the host of the input voltage status VUVLO < VIN < VOVP 0.825 1 1.15 V
INPUT PIN (CD LSCTRL)
VIL(/CD_LSCTRL) Input low threshold V(PULLUP) = VSYS = 3.3 V 0.25 * VSYS V
VIH(/CD_LSCTRL) Input high threshold V(PULLUP) = VSYS = 3.3 V 0.75 * VSYS V
RPULLDOWN/CD Internal pull-down resistance 900 kΩ
R(LSCTRL) Internal pull-down resistance 2 MΩ