SLUSDC7A March   2020  – November 2020 BQ25306


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (continued)
  6. Device Comparison Table
  7. Pin Configuration and Functions
  8. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements
    7. 8.7 Typical Characteristics
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Device Power Up
        1. Power-On-Reset (POR)
        2. REGN Regulator Power Up
        3. Charger Power Up
        4. Charger Enable and Disable by EN Pin
        5. Device Unplugged from Input Source
      2. 9.3.2 Battery Charging Management
        1. Battery Charging Profile
        2. Precharge
        3. Charging Termination
        4. Battery Recharge
        5. Charging Safety Timer
        6. Thermistor Temperature Monitoring
      3. 9.3.3 Charging Status Indicator (STAT)
      4. 9.3.4 Protections
        1. Voltage and Current Monitoring
          1. Input Over-Voltage Protection
          2. Input Voltage Dynamic Power Management (VINDPM)
          3. Input Current Limit
          4. Cycle-by-Cycle Current Limit
        2. Thermal Regulation and Thermal Shutdown
        3. Battery Protection
          1. Battery Over-Voltage Protection (VBAT_OVP)
          2. Battery Short Circuit Protection
        4. ICHG Pin Open and Short Protection
    4. 9.4 Device Functional Modes
      1. 9.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 Typical Application
        1. Design Requirements
        2. Detailed Design Procedure
          1. Charge Voltage Settings
          2. Charge Current Setting
          3. Inductor Selection
          4. Input Capacitor
          5. Output Capacitor
        3. Application Curves
      2. 10.2.2 Typical Application with External Power Path
        1. Design Requirements
      3. 10.2.3 Typical Application with MCU Programmable Charge Current
        1. Design Requirements
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 Receiving Notification of Documentation Updates
    4. 13.4 Support Resources
    5. 13.5 Trademarks
    6. 13.6 Electrostatic Discharge Caution
    7. 13.7 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

  • Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
  • It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
  • Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
  • Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
  • Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
  • Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
  • For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
  • Ensure that the number and sizes of vias allow enough copper for a given current path
  • See the 2 layer PCB design example in Figure 12-2 for the recommended component placement with trace, grounding and via locations.
GUID-15A23959-E6EB-455F-B539-E71B054BDBA6-low.gif Figure 12-1 High Frequency Current Path