SLUSDV2A May   2020  ā€“ May 2021 BQ25798


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (continued)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Device Power-On-Reset
      2. 8.3.2  PROG Pin Configuration
      3. 8.3.3  Device Power Up from Battery without Input Source
      4. 8.3.4  Device Power Up from Input Source
        1. Power Up REGN LDO
        2. Poor Source Qualification
        3. ILIM_HIZ Pin
        4. Default VINDPM Setting
        5. Input Source Type Detection
          1. D+/Dā€“ Detection Sets Input Current Limit
          2. HVDCP Detection Procedure
          3. Connector Fault Detection
      5. 8.3.5  Dual-Input Power Mux
        1. ACDRV Turn On Condition
        2. VBUS Input Only
        3. One ACFET-RBFET
        4. Two ACFETs-RBFETs
      6. 8.3.6  Buck-Boost Converter Operation
        1. Force Input Current Limit Detection
        2. Input Current Optimizer (ICO)
        3. Maximum Power Point Tracking for Small PV Panel
        4. Pulse Frequency Modulation (PFM)
        5. Device HIZ State
      7. 8.3.7  USB On-The-Go (OTG)
        1. OTG Mode to Power External Devices
        2. Backup Power Supply Mode
        3. Backup Mode with Dual Input Mux
      8. 8.3.8  Power Path Management
        1. Narrow VDC Architecture
        2. Dynamic Power Management
      9. 8.3.9  Battery Charging Management
        1. Autonomous Charging Cycle
        2. Battery Charging Profile
        3. Charging Termination
        4. Charging Safety Timer
        5. Thermistor Qualification
          1. JEITA Guideline Compliance in Charge Mode
          2. Cold/Hot Temperature Window in OTG Mode
      10. 8.3.10 Integrated 16-Bit ADC for Monitoring
      11. 8.3.11 Status Outputs ( STAT, and INT)
        1. Charging Status Indicator (STAT Pin)
        2. Interrupt to Host ( INT)
      12. 8.3.12 Ship FET Control
        1. Shutdown Mode
        2. Ship Mode
        3. System Power Reset
      13. 8.3.13 Protections
        1. Voltage and Current Monitoring
          1.  VAC Over-voltage Protection (VAC_OVP)
          2.  VBUS Over-voltage Protection (VBUS_OVP)
          3.  VBUS Under-voltage Protection (POORSRC)
          4.  System Over-voltage Protection (VSYS_OVP)
          5.  System Short Protection (VSYS_SHORT)
          6.  Battery Over-voltage Protection (VBAT_OVP)
          7.  Battery Over-current Protection (IBAT_OCP)
          8.  Input Over-current Protection (IBUS_OCP)
          9.  OTG Over-voltage Protection (OTG_OVP)
          10. OTG Under-voltage Protection (OTG_UVP)
        2. Thermal Regulation and Thermal Shutdown
      14. 8.3.14 Serial Interface
        1. Data Validity
        2. START and STOP Conditions
        3. Byte Format
        4. Acknowledge (ACK) and Not Acknowledge (NACK)
        5. Slave Address and Data Direction Bit
        6. Single Write and Read
        7. Multi-Write and Multi-Read
    4. 8.4 Device Functional Modes
      1. 8.4.1 Host Mode and Default Mode
      2. 8.4.2 Register Bit Reset
    5. 8.5 Register Map
      1. 8.5.1 I2C Registers
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. PV Panel Selection
        2. Inductor Selection
        3. Input (VBUS / PMID) Capacitor
        4. Output (VSYS) Capacitor
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Integrated 16-Bit ADC for Monitoring

The device has an integrated 16-bit ADC to provide the user with critical system information for optimizing the behavior of the charger. The ADC is controlled through the ADC Control register. The ADC_EN bit provides the ability to disable the ADC in order to conserve power dissipation. The ADC_RATE bit allows continuous conversion or one-shot behavior. After a 1-shot conversion finishes, the ADC_EN bit is cleared, and must be re-asserted to start a new conversion. The ADC_AVG bit enables or disables (default) averaging. ADC_AVG_INIT starts average using the existing (default) or using a new ADC value.

To enable the ADC, the ADC_EN bit must be set to 1. The ADC is allowed to operate if either VBUS > 3.4 V or VBAT > 2.9 V is valid. If ADC_EN is set to 1 before VBUS or VBAT reaches its valid threshold, then the ADC conversion is postponed until one of the power supplies reaches the threshold. If the charger is in HIZ mode, the ADC still can be enabled by setting ADC_EN = 1. At battery only condition, if the TS_ADC channel is enabled, the ADC only works when battery voltage is higher than 3.2V, otherwise, the ADC works when the battery voltage is higher than 2.9V.

The ADC_SAMPLE bits control the ADC sample speed, with conversion times of tADC_CONV. If the host changes the sample speed in the middle of an ADC conversion, the ADC conversion stops the channel being converted, and that channel is reconverted at the new rate. At that point, some of the ADC register values might have been converted with one sample rate and others with a different sample rate.

By default, all ADC channels are enabled with 1-shot or continuous conversion mode unless the channel is disabled in the ADC_Function_Disable_0 or ADC_Function_Disable_1 register. If an ADC channel is disabled by setting the corresponding register bit, then the value in that register is from the last valid ADC conversion or the default POR value (all zeros.) If an ADC channel is disabled in the middle of an ADC measurement cycle, the device finishes the conversion of that channel. Even though no conversion takes place when all ADC channels are disabled, the ADC circuitry is active and ready to begin conversion as soon as one of the bits in the ADC_Function_Disable_0 or ADC_Function_Disable_1 register is set to 0. In order to achieve the lowest quiescent current when disabling all ADC channels, set EN_ADC to 0 instead of disabling with ADC_Function_Disable_0 and ADC_Function_Disable_1.

The ADC_DONE_STAT and ADC_DONE_FLAG bits are set when a conversion is complete in 1-shot mode only. This event produces an INT pulse, which can be masked with ADC_DONE_MASK. During continuous conversion mode, the ADC_DONE_STAT and ADC_DONE_FLAG bits have no meaning and remain 0.

ADC conversion operates independently of the faults present in the device. ADC conversion continues even after a fault has occurred. ADC readings are only valid for DC states and not for transients.

If the host wants to exit the ADC more gracefully, it is recommended to write ADC_RATE to one-shot in order to force the ADC to stop at the end of a complete cycle of conversions.

ADC Measurement Channels:

  • IBUS (positive in forward converter mode)
  • IBAT (positive for charging)
  • VBUS
  • VBAT
  • VSYS
  • TS
  • TDIE