SLUSDQ4 April 2019 BQ79606A-Q1
PRODUCTION DATA.
COMM_UART_TR_FLT_MSK Register Address: 0x0B | |||||||
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
SPARE[5] | SPARE[4] | SPARE[3] | SPARE[2] | SPARE[1] | SPARE[0] | SOF_MSK | WAIT_MSK |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
RW | RW | RW | RW | RW | RW | RW | RW |
SPARE[5:0] | Spare | ||||||
SOF_MSK | Enables mask for COMM_UART_TR_FAULT[SOF]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
WAIT_MSK | Enables mask for COMM_UART_TR_FAULT[WAIT]
0: Mask disabled 1: Mask enabled to prevent fault signaling |