SWRS258 September 2021 CC2651R3
Refer to the PDF data sheet for device specific package drawings
To minimize power consumption, the CC2651R3 supports a number of power modes and power management features (see Table 9-1).
|MODE||SOFTWARE CONFIGURABLE POWER MODES||RESET PIN HELD|
|Supply System||On||On||Duty Cycled||Off||Off|
|Register and CPU retention||Full||Full||Partial||No||No|
|48 MHz high-speed clock (SCLK_HF)||XOSC_HF or|
|XOSC_HF or |
|32 kHz low-speed clock (SCLK_LF)||XOSC_LF or |
|XOSC_LF or |
|XOSC_LF or RCOSC_LF||Off||Off|
|Wake-up on RTC||Available||Available||Available||Off||Off|
|Wake-up on pin edge||Available||Available||Available||Available||Off|
|Wake-up on reset pin||On||On||On||On||On|
|Brownout detector (BOD)||On||On||Duty Cycled||Off||Off|
|Power-on reset (POR)||On||On||On||Off||Off|
|Watchdog timer (WDT)||Available||Available||Paused||Off||Off|
In Active mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see Table 9-1).
In Idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.
In Standby mode, only the always-on (AON) domain is active. An external wake-up event or RTC event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.
In Shutdown mode, the device is entirely turned off (including the AON domain), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a wake from shutdown pin wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.
The power, RF and clock management for the CC2651R3 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2651R3 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.