SLVSGH7B november 2022 – july 2023 DRV8410
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
Figure 9-9 shows the input structure for the logic-level input pins AIN1, AIN2, BIN1, BIN2, and nSLEEP.