10.2.1 Current Shunt Resistor
If current shunt resistor is connected between GND_X to GND or PVDD_X to PVDD, make sure there is only one single path to connect each GND_X or PVDD_X pin to shunt resistor, and the path is short and symmetrical on each sense path to minimize the measurement error due to additional resistance on the trace.
An example of the schematic and PCB layout of DRV8412 are shown in Figure 20, Figure 21, and Figure 22.
Figure 20. DRV8412 Schematic Example
T1: PVDD decoupling capacitors C16, C19, C21, and C24 should be placed very close to PVDD_X pins and ground return path.
T2: VREG decoupling capacitor C10 should be placed very close to VREG abd AGND pins.
T3: Clear the space above and below the device as much as possible to improve the thermal spreading.
T4: Add many vias to reduce the impedance of ground path through top to bottom side. Make traces as wide as possible for ground path such as GND_X path.Figure 21. Printed Circuit Board – Top Layer
B1: Do not block the heat transfer path at bottom side. Clear as much space as possible for better heat spreading.Figure 22. Printed Circuit Board – Bottom Layer