SLVSDX8B March   2017  – December 2018 DRV8702D-Q1 , DRV8703D-Q1


  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      Simplified Schematic
  4. Revision History
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 SPI Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Bridge Control
        1. Logic Tables
      2. 7.3.2  MODE Pin
      3. 7.3.3  nFAULT Pin
      4. 7.3.4  Current Regulation
      5. 7.3.5  Amplifier Output (SO)
        1. SO Sample and Hold Operation
      6. 7.3.6  PWM Motor Gate Drivers
        1. Miller Charge (QGD)
      7. 7.3.7  IDRIVE Pin (DRV8702D-Q1 Only)
      8. 7.3.8  Dead Time
      9. 7.3.9  Propagation Delay
      10. 7.3.10 Overcurrent VDS Monitor
      11. 7.3.11 VDS Pin (DRV8702D-Q1 Only)
      12. 7.3.12 Charge Pump
      13. 7.3.13 Gate Drive Clamp
      14. 7.3.14 Protection Circuits
        1. VM Undervoltage Lockout (UVLO2)
        2. Logic Undervoltage (UVLO1)
        3. VCP Undervoltage Lockout (CPUV)
        4. Overcurrent Protection (OCP)
        5. Gate Driver Fault (GDF)
        6. Thermal Shutdown (TSD)
        7. Watchdog Fault (WDFLT, DRV8703D-Q1 Only)
        8. Reverse Supply Protection
      15. 7.3.15 Hardware Interface
        1. IDRIVE (6-level input)
        2. VDS (6-Level Input)
    4. 7.4 Device Functional Modes
    5. 7.5 Programming
      1. 7.5.1 SPI Communication
        1. Serial Peripheral Interface (SPI)
        2. SPI Format
    6. 7.6 Register Maps
      1. 7.6.1 DRV8703D-Q1 Memory Map
      2. 7.6.2 Status Registers
        1. FAULT Status Register (address = 0x00h)
          1. Table 15. FAULT Status Field Descriptions
        2. VDS and GDF Status Register Name (address = 0x01h)
          1. Table 16. VDS and GDF Status Field Descriptions
      3. 7.6.3 Control Registers
        1. Main Control Register Name (address = 0x02h)
          1. Table 18. Main Control Field Descriptions
        2. IDRIVE and WD Control Register Name (address = 0x03h)
          1. Table 19. IDRIVE and WD Field Descriptions
        3. VDS Control Register Name (address = 0x04h)
          1. Table 21. VDS Control Field Descriptions
        4. Config Control Register Name (address = 0x05h)
          1. Table 22. Config Control Field Descriptions
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. External FET Selection
        2. IDRIVE Configuration
        3. VDS Configuration
        4. Current Chopping Configuration
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
    1. 9.1 Bulk Capacitance Sizing
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Related Links
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Community Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • RHB|32
Thermal pad, mechanical data (Package|Pins)
Orderable Information

PWM Motor Gate Drivers

The DRV870xD-Q1 device has gate drivers for a single half-bridge with external NMOS FETs. Figure 37 shows a block diagram of the predrive circuitry.

DRV8702D-Q1 DRV8703D-Q1 drv870xd-q1-predrive-block-diagram.gifFigure 37. Predrive Block Diagram

Gate drivers inside the DRV870xD-Q1 device directly drive N-Channel MOSFETs, which drive the motor current. The high-side gate drive is supplied by the charge pump, while an internal regulator generates the low-side gate drive.

The peak drive current of the gate drivers is adjustable through the IDRIVE pin for DRV8702D-Q1 device or the IDRIVE register for the DRV8703D-Q1 device. Peak source currents can be set to the values listed in the FET gate drivers section of the Electrical Characteristics table. The peak sink current is approximately two times the peak source current. Adjusting the peak current changes the output slew rate, which also depends on the FET input capacitance and gate charge.

Fast switching times can cause extra noise on the VM and GND pins. This additional noise can occur specifically because of a relatively slow reverse-recovery time of the low-side body diode, when the body diode conducts reverse-bias momentarily, similar to shoot-through. Slow switching times can cause excessive power dissipation because the external FETs have a longer turn on and turn off time.

When changing the state of the output, the peak current (IDRIVE) is applied for a short period (t(DRIVE)), to charge the gate capacitance. After this time, a weak current source (IHOLD) is used to keep the gate at the desired state. When selecting the gate drive strength for a given external FET, the selected current must be high enough to charge fully and discharge the gate during t(DRIVE), or excessive power is dissipated in the FET.

During high-side turn on, the low-side gate is pulled low with a strong pulldown (ISTRONG). This pulldown prevents the low-side FET QGS from charging and keeps the FET off, even when fast switching occurs at the outputs.

The gate-driver circuits include enforcement of a dead time in analog circuitry, which prevents the high-side and low-side FETs from conducting at the same time. When the switching FETs are on, this handshaking prevents the high-side or low-side FET from turning on until the opposite FET turns off.

DRV8702D-Q1 DRV8703D-Q1 td_idrive_slvsdr9.gifFigure 38. Gate Driver Output to Control External FETs