SLVSD39D October 2015 – March 2020 DRV8885
PRODUCTION DATA.
Figure 23 gives the input structure for logic-level pins STEP, DIR, ENABLE, nSLEEP, M1:
Tri-level logic pins M0 and TRQ have the following structure:
Quad-level logic pin DECAY has the following structure: