SNLS589B September 2016 – July 2018 DS90UB960-Q1
An optional At-Speed Built-In Self Test (BIST) feature supports testing of the high speed serial link and the back channel without external data connections. The BIST mode is enabled by programming the BIST configuration register (Table 168). This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.
When BIST is activated, the DS90UB960Q1 sends register writes to the Serializer through the Back Channel. The control channel register writes configure the Serializer for BIST mode operation. The serializer outputs a continuous stream of a pseudo-random sequence and drives the link at speed. The deserializer detects the test pattern and monitors it for errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame.
The CMLOUT output function is also available during BIST mode. While the lock indications are required to identify the beginning of proper data reception, for any link failures or data corruption, the best indication is the contents of the error counter in the BIST_ERR_COUNT register 0x57 (Table 104) for each RX port. The test may select whether the Serializer uses an external or internal clock as reference for the BIST pattern frequency.