Changed from initial release to revision A
Changes from January 19, 2019 to December 1, 2020
- Updated the numbering format for tables, figures, and cross references throughout the document.Go
- Added notes to Section 8.12, Thermal Resistance Characteristics
Go
- Added the note that begins "XT1CLK and VLOCLK can be active during LPM4..." in Section 9.5, Operating Modes
Go
- Added the INTERRUPT VECTOR REGISTER column, moved register names from the INTERRUPT FLAG column, and corrected interrupt flag names as necessary in Table 9-4, Interrupt Sources, Flags, Vectors, and Signatures
Go
- Corrected the interrupt flag bit numbers for ports P4 to P7 (changed PxIFG.2 to PxIFG.7) in Table 9-4, Interrupt Sources, Flags, and Vectors
Go
- Corrected a typo in the PySEL0.x column header in Table 9-24, I/O Function Selection
Go
- Corrected the address range for "Main: interrupt vectors" in Table 9-52, Memory
Organization
Go