SLASEM6D October   2017  – August 2022 TAS2770


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Timing Requirements
    7. 6.7 TDM Port Timing Requirements
    8. 6.8 PDM Port Timing Requirements
    9. 6.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Device Mode and Address Selection
      2. 8.3.2 General I2C Operation
      3. 8.3.3 Single-Byte and Multiple-Byte Transfers
      4. 8.3.4 Single-Byte Write
      5. 8.3.5 Multiple-Byte Write and Incremental Multiple-Byte Write
      6. 8.3.6 Single-Byte Read
      7. 8.3.7 Multiple-Byte Read
      8. 8.3.8 Register Organization
    4. 8.4 Device Functional Modes
      1. 8.4.1  PDM Input
      2. 8.4.2  TDM Port
      3. 8.4.3  Playback Signal Path
        1. High Pass Filter
        2. Digital Volume Control and Amplifier Output Level
        3. Audio Playback Selection
        4. Battery Tracking Limiter with Brown Out Prevention
        5. Inter Chip Limiter Alignment
          1. TDM Mode
        6. Class-D Settings
      4. 8.4.4  SAR ADC
      5. 8.4.5  IV Sense
      6. 8.4.6  Clocks and PLL
      7. 8.4.7  Operational Modes
        1. Hardware Shutdown
        2. Software Shutdown
        3. Mute
        4. Active
        5. Mode Control and Software Reset
      8. 8.4.8  Faults and Status
      9. 8.4.9  Power Sequencing Requirements
      10. 8.4.10 Digital Input Pull Downs
    5. 8.5 Register Maps
      1. 8.5.1 Register Summary Table Book=0x00 Page=0x00
      2. 8.5.2 Register Maps
        1.  PAGE (book=0x00 page=0x00 address=0x00) [reset=0h]
        2.  SW_RESET (book=0x00 page=0x00 address=0x01) [reset=0h]
        3.  PWR_CTL (book=0x00 page=0x00 address=0x02) [reset=Eh]
        4.  PB_CFG0 (book=0x00 page=0x00 address=0x03) [reset=10h]
        5.  PB_CFG1 (book=0x00 page=0x00 address=0x04) [reset=1h]
        6.  PB_CFG2 (book=0x00 page=0x00 address=0x05) [reset=0h]
        7.  PB_CFG3 (book=0x00 page=0x00 address=0x06) [reset=0h]
        8.  MISC_CFG (book=0x00 page=0x00 address=0x07) [reset=6h]
        9.  PDM_CFG0 (book=0x00 page=0x00 address=0x08) [reset=0h]
        10. PDM_CFG1 (book=0x00 page=0x00 address=0x09) [reset=8h]
        11. TDM_CFG0 (book=0x00 page=0x00 address=0x0A) [reset=7h]
        12. TDM_CFG1 (book=0x00 page=0x00 address=0x0B) [reset=2h]
        13. TDM_CFG2 (book=0x00 page=0x00 address=0x0C) [reset=Ah]
        14. TDM_CFG3 (book=0x00 page=0x00 address=0x0D) [reset=10h]
        15. TDM_CFG4 (book=0x00 page=0x00 address=0x0E) [reset=13h]
        16. TDM_CFG5 (book=0x00 page=0x00 address=0x0F) [reset=2h]
        17. TDM_CFG6 (book=0x00 page=0x00 address=0x10) [reset=0h]
        18. TDM_CFG7 (book=0x00 page=0x00 address=0x11) [reset=4h]
        19. TDM_CFG8 (book=0x00 page=0x00 address=0x12) [reset=6h]
        20. TDM_CFG9 (book=0x00 page=0x00 address=0x13) [reset=7h]
        21. TDM_CFG10 (book=0x00 page=0x00 address=0x14) [reset=8h]
        22. LIM_CFG0 (book=0x00 page=0x00 address=0x15) [reset=14h]
        23. LIM_CFG1 (book=0x00 page=0x00 address=0x16) [reset=76h]
        24. LIM_CFG2 (book=0x00 page=0x00 address=0x17) [reset=10h]
        25. LIM_CFG3 (book=0x00 page=0x00 address=0x18) [reset=6Eh]
        26. LIM_CFG4 (book=0x00 page=0x00 address=0x19) [reset=1Eh]
        27. LIM_CFG5 (book=0x00 page=0x00 address=0x1A) [reset=58h]
        28. BOP_CFG0 (book=0x00 page=0x00 address=0x1B) [reset=1h]
        29. BOP_CFG1 (book=0x00 page=0x00 address=0x1C) [reset=14h]
        30. BOP_CFG2 (book=0x00 page=0x00 address=0x1D) [reset=4Eh]
        31. ICLA_CFG0 (book=0x00 page=0x00 address=0x1E) [reset=0h]
        32. ICLA_CFG1 (book=0x00 page=0x00 address=0x1F) [reset=0h]
        33. INT_MASK0 (book=0x00 page=0x00 address=0x20) [reset=FCh]
        34. INT_MASK1 (book=0x00 page=0x00 address=0x21) [reset=B1h]
        35. INT_LIVE0 (book=0x00 page=0x00 address=0x22) [reset=0h]
        36. INT_LIVE1 (book=0x00 page=0x00 address=0x23) [reset=0h]
        37. INT_LTCH0 (book=0x00 page=0x00 address=0x24) [reset=0h]
        38. INT_LTCH1 (book=0x00 page=0x00 address=0x25) [reset=0h]
        39. INT_LTCH2 (book=0x00 page=0x00 address=0x26) [reset=0h]
        40. VBAT_MSB (book=0x00 page=0x00 address=0x27) [reset=0h]
        41. VBAT_LSB (book=0x00 page=0x00 address=0x28) [reset=0h]
        42. TEMP_MSB (book=0x00 page=0x00 address=0x29) [reset=0h]
        43. TEMP_LSB (book=0x00 page=0x00 address=0x2A) [reset=0h]
        44. INT_CFG (book=0x00 page=0x00 address=0x30) [reset=5h]
        45. DIN_PD (book=0x00 page=0x00 address=0x31) [reset=0h]
        46. MISC_IRQ (book=0x00 page=0x00 address=0x32) [reset=81h]
        47. CLOCK_CFG (book=0x00 page=0x00 address=0x3C) [reset=Dh]
        48. TDM_DET (book=0x00 page=0x00 address=0x77) [reset=7Fh]
        49. REV_ID (book=0x00 page=0x00 address=0x7D) [reset=20h]
        50. I2C_CKSUM (book=0x00 page=0x00 address=0x7E) [reset=0h]
        51. BOOK (book=0x00 page=0x00 address=0x7F) [reset=0h]
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. Overview
        2. Select Input Capacitance
        3. Select Decoupling Capacitors
        4. Select Bootstrap Capacitors
      3. 9.2.3 Application Curves
    3. 9.3 Initialization Set Up
      1. 9.3.1 Initial Device Configuration - Auto Rate
      2. 9.3.2 Initial Device Configuration - 48 kHz
      3. 9.3.3 Initial Device Configuration - 44.1 kHz
      4. 9.3.4 Sample Rate Change - 48 kHz to 44.1kHz
      5. 9.3.5 Sample Rate Change - 44.1 kHz to 48 kHz
      6. 9.3.6 Device Mute
      7. 9.3.7 Device Un-Mute
      8. 9.3.8 Device Sleep
      9. 9.3.9 Device Wake
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 Community Resources
    3. 12.3 Trademarks
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Faults and Status

During the power-up sequence, the power-on-reset circuit (POR) monitoring the AVDD pin will hold the device in reset (including all configuration registers) until the supply is valid. The device will not exit hardware shutdown until AVDD is valid and the SDZ pin is released. Once SDZ is released, the digital core voltage regulator will power up, enabling detection of the operational mode. If AVDD dips below the POR threshold, the device will immediately be forced into a reset state.

The device also monitors the VBAT supply and holds the analog core in power down if the supply is below the UVLO threshold or above the OVLO threshold. If the TAS2770 is in active operation and a UVLO or OVLO fault occurs, the analog supplies will immediately power down to protect the device. These faults are latching and require a transition through HW/SW shutdown to clear the fault. The live and latched registers will report UVLO/OVLO faults.

The device transitions into software shutdown mode if it detects any faults with the TDM clocks such as:

• Invalid SBCLK to FSYNC ratio

• Invalid FSYNC frequency

• Halting of SBCLK or FSYNC clocks

Upon detection of a TDM clock error, the device transitions into software shutdown mode as quickly as possible to limit the possibility of audio artifacts. Once all TDM clock errors are resolved, the device volume ramps back to its previous playback state. During a TDM clock error, the IRQZ pin will assert low if the clock error interrupt mask register bit is set low (INT_MASK[2]). The clock fault is also available for readback in the live or latched fault status registers (INT_LIVE[2] and INT_LTCH[2]). Reading the latched fault status register (INT_LTCH[7:0]) clears the register.

The TAS2770 also monitors die temperature and Class-D load current and will enter software shutdown mode if either of these exceed safe values. As with the TDM clock error, the IRQZ pin will assert low for these faults if the appropriate fault interrupt mask register bit is set low (INT_MASK[0] for over temp and INT_MASK[1] for over current). The fault status can also be monitored in the live and latched fault registers as with the TDM clock error.

Die over temp and Class-D over current errors can either be latching (i.e. the device will enter software shutdown until a HW/SW shutdown sequence is applied) or they can be configured to automatically retry after a prescribed time. This behavior can be configured in the OTE_RETRY and OCE_RETRY register bits (for over temp and over current respectively). Even in latched mode, the Class-D will not attempt to retry after an over temp or over current error until the retry time period (1.5s) has elapsed. This prevents applying repeated stress to the device in a rapid fashion that could lead to device damage. If the device has been cycled through SW/HW shutdown, the device will only begin to operate after the retry time period.

The status registers (and IRQZ pin if enabled through the status mask register) also indicates limiter behavior including when the limiter is activity, when VBAT is below the inflection point, when maximum attenuation has been applied, when the limiter is in infinite hold and when the limiter has muted the audio.

The IRQZ pin is an open drain output that asserts low during unmasked fault conditions and therefore must be pulled up with a resistor to IOVDD. An internal pull up resistor is provided in the TAS2770 and can be accessed by setting the IRQZ_PU register bit high. Figure 8-18 below highlights the IRQZ pin circuit.

GUID-48C32927-0728-4669-AA39-5D8ED9A4B85B-low.gif Figure 8-18 IRQZ Pin
Table 8-78 Fault Interrupt Mask
INT_MASK[10:0] BitInterruptDefault (1 = Mask)
0Over Temp Error
1Over Current Error
2TDM Clock Error
3Limiter Active
4VBAT < Inf Point
5Limiter Max Atten
6Limiter Inf Hold
7Limiter Mute
8PDM Clock Error
9VBAT Brown Out
Table 8-79 IRQZ Internal Pull Up Enable
Disabled (default)
Table 8-80 IRQZ Interrupt Configuration
IRQZ will assert on any unmasked live interrupts
IRQZ will assert on any unmasked latched interrupts (default)