SLLS177I March 1994 – March 2021 TL16C550C
PRODUCTION DATA
The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 7-2. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers follow Table 7-3.
BIT NO. | REGISTER ADDRESS | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|
0 DLAB = 0 | 0 DLAB = 0 | 1 DLAB = 0 | 2 | 2 | 3 | 4 | 5 | 6 | 7 | 0 DLAB = 1 | 1 DLAB = 1 | |
Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | Interrupt Enable Register | Interrupt Ident. Register (Read Only) | FIFO Control Register (Write Only) | Line Control Register | Modem Control Register | Line Status Register | Modem Status Register | Scratch Register | Divisor Latch (LSB) | Latch (MSB) | |
RBR | THR | IER | IIR | FCR | LCR | MCR | LSR | MSR | SCR | DLL | DLM | |
0 | Data Bit 0(1) | Data Bit 0 | Enable Received Data Available Interrupt (ERBI) | 0 if Interrupt Pending | FIFO Enable | Word Length Select Bit 0 (WLS0) | Data Terminal Ready (DTR) | Data Ready (DR) | Delta Clear to Send (ΔCTS) | Bit 0 | Bit 0 | Bit 8 |
1 | Data Bit 1 | Data Bit 1 | Enable Transmitter Holding Register Empty Interrupt (ETBEI) | Interrupt ID Bit 1 | Receiver FIFO Reset | Word Length Select Bit 1 (WLS1) | Request to Send (RTS) | Overrun Error (OE) | Delta Data Set Ready (ΔDSR) | Bit 1 | Bit 1 | Bit 9 |
2 | Data Bit 2 | Data Bit 2 | Enable Receiver Line Status Interrupt (ELSI) | Interrupt ID Bit 2 | Transmitter FIFO Reset | Number of Stop Bits (STB) | OUT1 | Parity Error (PE) | Trailing Edge Ring Indicator (TERI) | Bit 2 | Bit 2 | Bit 10 |
3 | Data Bit 3 | Data Bit 3 | Enable Modem Status Interrupt (EDSSI) | Interrupt ID Bit 3(2) | DMA Mode Select | Parity Enable (PEN) | OUT2 | Framing Error (FE) | Delta Data Carrier Detect (ΔDCD) | Bit 3 | Bit 3 | Bit 11 |
4 | Data Bit 4 | Data Bit 4 | 0 | 0 | Reserved | Even Parity Select (EPS) | Loop | Break Interrupt (BI) | Clear to Send (CTS) | Bit 4 | Bit 4 | Bit 12 |
5 | Data Bit 5 | Data Bit 5 | 0 | 0 | Reserved | Stick Parity | Autoflow Control Enable (AFE) | Transmitter Holding Register (THRE) | Data Set Ready (DSR) | Bit 5 | Bit 5 | Bit 13 |
6 | Data Bit 6 | Data Bit 6 | 0 | FIFOs Enabled(2) | Receiver Trigger (LSB) | Break Control | 0 | Transmitter Empty (TEMT) | Ring Indicator (RI) | Bit 6 | Bit 6 | Bit 14 |
7 | Data Bit 7 | Data Bit 7 | 0 | FIFOs Enabled(2) | Receiver Trigger (MSB) | Divisor Latch Access Bit (DLAB) | 0 | Error in RCVR FIFO(2) | Data Carrier Detect (DCD) | Bit 7 | Bit 7 | Bit 15 |