SPRS698G November   2010  – May 2018 TMS320F28062 , TMS320F28063 , TMS320F28064 , TMS320F28065 , TMS320F28066 , TMS320F28067 , TMS320F28069

PRODUCTION DATA.  

  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
    5. 1.5 System Device Diagram
  2. 2Revision History
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagrams
    2. 4.2 Signal Descriptions
      1. Table 4-1 Signal Descriptions
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings – Commercial
    3. 5.3  ESD Ratings – Automotive
    4. 5.4  Recommended Operating Conditions
    5. 5.5  Power Consumption Summary
      1. Table 5-1 TMS320F2806x Current Consumption at 90-MHz SYSCLKOUT
      2. 5.5.1      Reducing Current Consumption
      3. 5.5.2      Current Consumption Graphs (VREG Enabled)
    6. 5.6  Electrical Characteristics
    7. 5.7  Thermal Resistance Characteristics
      1. 5.7.1 PFP PowerPAD Package
      2. 5.7.2 PZP PowerPAD Package
      3. 5.7.3 PN Package
      4. 5.7.4 PZ Package
    8. 5.8  Thermal Design Considerations
    9. 5.9  Emulator Connection Without Signal Buffering for the MCU
    10. 5.10 Parameter Information
      1. 5.10.1 Timing Parameter Symbology
      2. 5.10.2 General Notes on Timing Parameters
    11. 5.11 Test Load Circuit
    12. 5.12 Power Sequencing
      1. Table 5-3 Reset (XRS) Timing Requirements
      2. Table 5-4 Reset (XRS) Switching Characteristics
    13. 5.13 Clock Specifications
      1. 5.13.1 Device Clock Table
        1. Table 5-5 2806x Clock Table and Nomenclature (90-MHz Devices)
        2. Table 5-6 Device Clocking Requirements/Characteristics
        3. Table 5-7 Internal Zero-Pin Oscillator (INTOSC1/INTOSC2) Characteristics
      2. 5.13.2 Clock Requirements and Characteristics
        1. Table 5-8   XCLKIN Timing Requirements – PLL Enabled
        2. Table 5-9   XCLKIN Timing Requirements – PLL Disabled
        3. Table 5-10 XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)
    14. 5.14 Flash Timing
      1. Table 5-11 Flash/OTP Endurance for T Temperature Material
      2. Table 5-12 Flash/OTP Endurance for S Temperature Material
      3. Table 5-13 Flash/OTP Endurance for Q Temperature Material
      4. Table 5-14 Flash Parameters at 90-MHz SYSCLKOUT
      5. Table 5-15 Flash/OTP Access Timing
      6. Table 5-16 Flash Data Retention Duration
  6. 6Detailed Description
    1. 6.1 Overview
      1. 6.1.1  CPU
      2. 6.1.2  Control Law Accelerator (CLA)
      3. 6.1.3  Viterbi, Complex Math, CRC Unit (VCU)
      4. 6.1.4  Memory Bus (Harvard Bus Architecture)
      5. 6.1.5  Peripheral Bus
      6. 6.1.6  Real-Time JTAG and Analysis
      7. 6.1.7  Flash
      8. 6.1.8  M0, M1 SARAMs
      9. 6.1.9  L4 SARAM, and L0, L1, L2, L3, L5, L6, L7, and L8 DPSARAMs
      10. 6.1.10 Boot ROM
        1. 6.1.10.1 Emulation Boot
        2. 6.1.10.2 GetMode
        3. 6.1.10.3 Peripheral Pins Used by the Bootloader
      11. 6.1.11 Security
      12. 6.1.12 Peripheral Interrupt Expansion (PIE) Block
      13. 6.1.13 External Interrupts (XINT1 to XINT3)
      14. 6.1.14 Internal Zero Pin Oscillators, Oscillator, and PLL
      15. 6.1.15 Watchdog
      16. 6.1.16 Peripheral Clocking
      17. 6.1.17 Low-power Modes
      18. 6.1.18 Peripheral Frames 0, 1, 2, 3 (PFn)
      19. 6.1.19 General-Purpose Input/Output (GPIO) Multiplexer
      20. 6.1.20 32-Bit CPU-Timers (0, 1, 2)
      21. 6.1.21 Control Peripherals
      22. 6.1.22 Serial Port Peripherals
    2. 6.2 Memory Maps
    3. 6.3 Register Maps
    4. 6.4 Device Emulation Registers
    5. 6.5 VREG, BOR, POR
      1. 6.5.1 On-chip VREG
        1. 6.5.1.1 Using the On-chip VREG
        2. 6.5.1.2 Disabling the On-chip VREG
      2. 6.5.2 On-chip Power-On Reset (POR) and Brownout Reset (BOR) Circuit
    6. 6.6 System Control
      1. 6.6.1 Internal Zero Pin Oscillators
      2. 6.6.2 Crystal Oscillator Option
      3. 6.6.3 PLL-Based Clock Module
      4. 6.6.4 USB and HRCAP PLL Module (PLL2)
      5. 6.6.5 Loss of Input Clock (NMI Watchdog Function)
      6. 6.6.6 CPU-Watchdog Module
    7. 6.7 Low-power Modes Block
    8. 6.8 Interrupts
      1. 6.8.1 External Interrupts
        1. 6.8.1.1 External Interrupt Electrical Data/Timing
          1. Table 6-20 External Interrupt Timing Requirements
          2. Table 6-21 External Interrupt Switching Characteristics
    9. 6.9 Peripherals
      1. 6.9.1  CLA Overview
      2. 6.9.2  Analog Block
        1. 6.9.2.1 Analog-to-Digital Converter (ADC)
          1. 6.9.2.1.1 Features
          2. 6.9.2.1.2 ADC Start-of-Conversion Electrical Data/Timing
            1. Table 6-26 External ADC Start-of-Conversion Switching Characteristics
          3. 6.9.2.1.3 On-Chip Analog-to-Digital Converter (ADC) Electrical Data/Timing
            1. Table 6-27 ADC Electrical Characteristics
            2. Table 6-28 ADC Power Modes
            3. 6.9.2.1.3.1 Internal Temperature Sensor
              1. Table 6-29 Temperature Sensor Coefficient
            4. 6.9.2.1.3.2 ADC Power-Up Control Bit Timing
              1. Table 6-30 ADC Power-Up Delays
            5. 6.9.2.1.3.3 ADC Sequential and Simultaneous Timings
        2. 6.9.2.2 ADC MUX
        3. 6.9.2.3 Comparator Block
          1. 6.9.2.3.1 On-Chip Comparator/DAC Electrical Data/Timing
            1. Table 6-32 Electrical Characteristics of the Comparator/DAC
      3. 6.9.3  Detailed Descriptions
      4. 6.9.4  Serial Peripheral Interface (SPI) Module
        1. 6.9.4.1 SPI Master Mode Electrical Data/Timing
          1. Table 6-35 SPI Master Mode External Timing (Clock Phase = 0)
          2. Table 6-36 SPI Master Mode External Timing (Clock Phase = 1)
        2. 6.9.4.2 SPI Slave Mode Electrical Data/Timing
          1. Table 6-37 SPI Slave Mode External Timing (Clock Phase = 0)
          2. Table 6-38 SPI Slave Mode External Timing (Clock Phase = 1)
      5. 6.9.5  Serial Communications Interface (SCI) Module
      6. 6.9.6  Multichannel Buffered Serial Port (McBSP) Module
        1. 6.9.6.1 McBSP Electrical Data/Timing
          1. 6.9.6.1.1 McBSP Transmit and Receive Timing
            1. Table 6-42 McBSP Timing Requirements
            2. Table 6-43 McBSP Switching Characteristics
          2. 6.9.6.1.2 McBSP as SPI Master or Slave Timing
            1. Table 6-44 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)
            2. Table 6-45 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)
            3. Table 6-46 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)
            4. Table 6-47 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)
            5. Table 6-48 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)
            6. Table 6-49 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)
            7. Table 6-50 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)
            8. Table 6-51 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)
      7. 6.9.7  Enhanced Controller Area Network (eCAN) Module
      8. 6.9.8  Inter-Integrated Circuit (I2C)
        1. 6.9.8.1 I2C Electrical Data/Timing
          1. Table 6-55 I2C Timing Requirements
          2. Table 6-56 I2C Switching Characteristics
      9. 6.9.9  Enhanced Pulse Width Modulator (ePWM) Modules (ePWM1 to ePWM8)
        1. 6.9.9.1 ePWM Electrical Data/Timing
          1. Table 6-59 ePWM Timing Requirements
          2. Table 6-60 ePWM Switching Characteristics
        2. 6.9.9.2 Trip-Zone Input Timing
          1. Table 6-61 Trip-Zone Input Timing Requirements
      10. 6.9.10 High-Resolution PWM (HRPWM)
        1. 6.9.10.1 HRPWM Electrical Data/Timing
          1. Table 6-62 High-Resolution PWM Characteristics
      11. 6.9.11 Enhanced Capture Module (eCAP1)
        1. 6.9.11.1 eCAP Electrical Data/Timing
          1. Table 6-64 Enhanced Capture (eCAP) Timing Requirement
          2. Table 6-65 eCAP Switching Characteristics
      12. 6.9.12 High-Resolution Capture Modules (HRCAP1 to HRCAP4)
        1. 6.9.12.1 HRCAP Electrical Data/Timing
          1. Table 6-67 High-Resolution Capture (HRCAP) Timing Requirements
      13. 6.9.13 Enhanced Quadrature Encoder Modules (eQEP1, eQEP2)
        1. 6.9.13.1 eQEP Electrical Data/Timing
          1. Table 6-69 Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
          2. Table 6-70 eQEP Switching Characteristics
      14. 6.9.14 JTAG Port
      15. 6.9.15 General-Purpose Input/Output (GPIO) MUX
        1. 6.9.15.1 GPIO Electrical Data/Timing
          1. 6.9.15.1.1 GPIO Output Timing
            1. Table 6-76 General-Purpose Output Switching Characteristics
          2. 6.9.15.1.2 GPIO Input Timing
            1. Table 6-77 General-Purpose Input Timing Requirements
          3. 6.9.15.1.3 Sampling Window Width for Input Signals
          4. 6.9.15.1.4 Low-Power Mode Wakeup Timing
            1. Table 6-78 IDLE Mode Timing Requirements
            2. Table 6-79 IDLE Mode Switching Characteristics
            3. Table 6-80 STANDBY Mode Timing Requirements
            4. Table 6-81 STANDBY Mode Switching Characteristics
            5. Table 6-82 HALT Mode Timing Requirements
            6. Table 6-83 HALT Mode Switching Characteristics
      16. 6.9.16 Universal Serial Bus (USB)
        1. 6.9.16.1 USB Electrical Data/Timing
          1. Table 6-84 USB Input Ports DP and DM Timing Requirements
          2. Table 6-85 USB Output Ports DP and DM Switching Characteristics
  7. 7Applications, Implementation, and Layout
    1. 7.1 TI Design or Reference Design
  8. 8Device and Documentation Support
    1. 8.1 Getting Started
    2. 8.2 Device and Development Support Tool Nomenclature
    3. 8.3 Tools and Software
    4. 8.4 Documentation Support
    5. 8.5 Related Links
    6. 8.6 Community Resources
    7. 8.7 Trademarks
    8. 8.8 Electrostatic Discharge Caution
    9. 8.9 Glossary
  9. 9Mechanical, Packaging, and Orderable Information
    1. 9.1 Packaging Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Signal Descriptions

Table 4-1 describes the signals. With the exception of the JTAG pins, the GPIO function is the default at reset, unless otherwise mentioned. The peripheral signals that are listed under them are alternate functions. Some peripheral functions may not be available in all devices. See Table 3-1 for details. Inputs are not 5-V tolerant. All GPIO pins are I/O/Z and have an internal pullup (PU), which can be selectively enabled or disabled on a per-pin basis. This feature only applies to the GPIO pins. The pullups on the PWM pins are not enabled at reset. The pullups on other GPIO pins are enabled upon reset. The AIO pins do not have an internal pullup.

NOTE

When the on-chip voltage regulator (VREG) is used, the GPIO19, GPIO26–27, and GPIO34–38 pins could glitch during power up. This potential glitch will finish before the boot mode pins are read and will not affect boot behavior. If glitching is unacceptable in an application, 1.8 V could be supplied externally. Alternatively, adding a current-limiting resistor (for example, 470 Ω) in series with these pins and any external driver could be considered to limit the potential for degradation to the pin and/or external circuitry. There is no power-sequencing requirement when using an external 1.8-V supply. However, if the 3.3-V transistors in the level-shifting output buffers of the I/O pins are powered before the 1.8-V transistors, it is possible for the output buffers to turn on, causing a glitch to occur on the pin during power up. To avoid this behavior, power the VDD pins before or simultaneously with the VDDIO pins, ensuring that the VDD pins have reached 0.7 V before the VDDIO pins reach 0.7 V.

Table 4-1 Signal Descriptions(1)

PIN NAME PIN NO. I/O/Z DESCRIPTION
PZ
PZP
PN
PFP
JTAG
TRST 12 10 I JTAG test reset with internal pulldown (PD). TRST, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored.
NOTE: TRST is an active-high test pin and must be maintained low at all times during normal device operation. An external pulldown resistor is required on this pin. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-kΩ resistor generally offers adequate protection. Because this is application-specific, TI recommends validating each target board for proper operation of the debugger and the application. (↓)
TCK See GPIO38 I See GPIO38. JTAG test clock with internal pullup. (↑)
TMS See GPIO36 I See GPIO36. JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. (↑)
TDI See GPIO35 I See GPIO35. JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK. (↑)
TDO See GPIO37 O/Z See GPIO37. JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK.
(8-mA drive)
FLASH
VDD3VFL 46 37 3.3-V Flash Core Power Pin. This pin should be connected to 3.3 V at all times.
TEST2 45 36 I/O Test Pin. Reserved for TI. Must be left unconnected.
CLOCK
XCLKOUT See GPIO18 O/Z See GPIO18. Output clock derived from SYSCLKOUT. XCLKOUT is either the same frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT = SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to propogate to the pin.
XCLKIN See GPIO19 and GPIO38 I See GPIO19 and GPIO38. External oscillator input. Pin source for the clock is controlled by the XCLKINSEL bit in the XCLK register, GPIO38 is the default selection. This pin feeds a clock from an external 3.3-V oscillator. In this case, the X1 pin, if available, must be tied to GND and the on-chip crystal oscillator must be disabled through bit 14 in the CLKCTL register. If a crystal or resonator is used, the XCLKIN path must be disabled by bit 13 in the CLKCTL register.
NOTE: Designs that use the GPIO38/XCLKIN/TCK pin to supply an external clock for normal device operation may need to incorporate some hooks to disable this path during debug using the JTAG connector. This is to prevent contention with the TCK signal, which is active during JTAG debug sessions. The zero-pin internal oscillators may be used during this time to clock the device.
X1 60 48 I On-chip 1.8-V crystal-oscillator input. To use this oscillator, a quartz crystal or a ceramic resonator must be connected across X1 and X2. In this case, the XCLKIN path must be disabled by bit 13 in the CLKCTL register. If this pin is not used, it must be tied to GND.
X2 59 47 O On-chip crystal-oscillator output. A quartz crystal or a ceramic resonator must be connected across X1 and X2. If X2 is not used, it must be left unconnected.
RESET
XRS 11 9 I/OD Device Reset (in) and Watchdog Reset (out). Piccolo devices have a built-in power-on reset (POR) and brownout reset (BOR) circuitry. During a power-on or brownout condition, this pin is driven low by the device. An external circuit may also drive this pin to assert a device reset. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRS pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. A resistor with a value from 2.2 kΩ to 10 kΩ should be placed between XRS and VDDIO. If a capacitor is placed between XRS and VSS for noise filtering, it should be 100 nF or smaller. These values will allow the watchdog to properly drive the XRS pin to VOL within 512 OSCCLK cycles when the watchdog reset is asserted. Regardless of the source, a device reset causes the device to terminate execution. The program counter points to the address contained at the location 0x3F FFC0. When reset is deactivated, execution begins at the location designated by the program counter. The output buffer of this pin is an open-drain device with an internal pullup. (↑) If this pin is driven by an external device, TI recommends using an open-drain device.
ADC, COMPARATOR, ANALOG I/O
ADCINA7 16 I ADC Group A, Channel 7 input
ADCINA6 17 14 I ADC Group A, Channel 6 input
COMP3A I Comparator Input 3A
AIO6 I/O Digital AIO 6
ADCINA5 18 15 I ADC Group A, Channel 5 input
ADCINA4 19 16 I ADC Group A, Channel 4 input
COMP2A I Comparator Input 2A
AIO4 I/O Digital AIO 4
ADCINA3 20 I ADC Group A, Channel 3 input
ADCINA2 21 17 I ADC Group A, Channel 2 input
COMP1A I Comparator Input 1A
AIO2 I/O Digital AIO 2
ADCINA1 22 18 I ADC Group A, Channel 1 input
ADCINA0 23 19 I ADC Group A, Channel 0 input.
NOTE: VREFHI and ADCINA0 share the same pin on the 80-pin PN and PFP devices and their use is mutually exclusive to one another.
VREFHI 24 19 ADC External Reference High – only used when in ADC external reference mode. See Section 6.9.2.1.
NOTE: VREFHI and ADCINA0 share the same pin on the 80-pin PN and PFP devices and their use is mutually exclusive to one another.
ADCINB7 35 I ADC Group B, Channel 7 input
ADCINB6 34 27 I ADC Group B, Channel 6 input
COMP3B I Comparator Input 3B
AIO14 I/O Digital AIO 14
ADCINB5 33 26 I ADC Group B, Channel 5 input
ADCINB4 32 25 I ADC Group B, Channel 4 input
COMP2B I Comparator Input 2B
AIO12 I/O Digital AIO12
ADCINB3 31 I ADC Group B, Channel 3 input
ADCINB2 30 24 I ADC Group B, Channel 2 input
COMP1B I Comparator Input 1B
AIO10 I/O Digital AIO 10
ADCINB1 29 23 I ADC Group B, Channel 1 input
ADCINB0 28 22 I ADC Group B, Channel 0 input
VREFLO 27 21 ADC External Reference Low.
NOTE: VREFLO is always connected to VSSA on the 80-pin PN and PFP devices.
CPU AND I/O POWER
VDDA 25 20 Analog Power Pin. Tie with a 2.2-μF capacitor (typical) close to the pin.
VSSA 26 21 Analog Ground Pin.
NOTE: VREFLO is always connected to VSSA on the 80-pin PN and PFP devices.
VDD 3 2 CPU and Logic Digital Power Pins. When using internal VREG, place one 1.2-µF capacitor between each VDD pin and ground. Higher value capacitors may be used.
14 12
37 29
63 51
81 65
91 72
VDDIO 5 4 Digital I/O Buffers Power Pin. Single supply source when VREG is enabled. Place a decoupling capacitor on each pin. The exact value should be determined by the system voltage regulation solution.
13 11
38 30
61 49
79 63
93 74
VSS 4 3 Digital Ground Pins
15 13
36 28
47 38
62 50
80 64
92 73
VOLTAGE REGULATOR CONTROL SIGNAL
VREGENZ 90 71 I Internal VREG Enable/Disable. Pull low to enable VREG, pull high to disable VREG.
GPIO AND PERIPHERAL SIGNALS(2)
GPIO0 87 69 I/O/Z General-purpose input/output 0
EPWM1A O Enhanced PWM1 Output A and HRPWM channel
Reserved Reserved
Reserved Reserved
GPIO1 86 68 I/O/Z General-purpose input/output 1
EPWM1B O Enhanced PWM1 Output B
Reserved Reserved
COMP1OUT O Direct output of Comparator 1
GPIO2 84 67 I/O/Z General-purpose input/output 2
EPWM2A O Enhanced PWM2 Output A and HRPWM channel
Reserved Reserved
Reserved Reserved
GPIO3 83 66 I/O/Z General-purpose input/output 3
EPWM2B O Enhanced PWM2 Output B
SPISOMIA I/O SPI-A slave out, master in
COMP2OUT O Direct output of Comparator 2
GPIO4 9 7 I/O/Z General-purpose input/output 4
EPWM3A O Enhanced PWM3 output A and HRPWM channel
Reserved Reserved
Reserved Reserved
GPIO5 10 8 I/O/Z General-purpose input/output 5
EPWM3B O Enhanced PWM3 output B
SPISIMOA I/O SPI-A slave in, master out
ECAP1 I/O Enhanced Capture input/output 1
GPIO6 58 46 I/O/Z General-purpose input/output 6
EPWM4A O Enhanced PWM4 output A and HRPWM channel
EPWMSYNCI I External ePWM sync pulse input
EPWMSYNCO O External ePWM sync pulse output
GPIO7 57 45 I/O/Z General-purpose input/output 7
EPWM4B O Enhanced PWM4 output B
SCIRXDA I SCI-A receive data
ECAP2 I/O Enhanced Capture input/output 2
GPIO8 54 43 I/O/Z General-purpose input/output 8
EPWM5A O Enhanced PWM5 output A and HRPWM channel
Reserved Reserved
ADCSOCAO O ADC start-of-conversion A
GPIO9 49 39 I/O/Z General-purpose input/output 9
EPWM5B O Enhanced PWM5 output B
SCITXDB O SCI-B transmit data
ECAP3 I/O Enhanced Capture input/output 3
GPIO10 74 60 I/O/Z General-purpose input/output 10
EPWM6A O Enhanced PWM6 output A and HRPWM channel
Reserved Reserved
ADCSOCBO O ADC start-of-conversion B
GPIO11 73 59 I/O/Z General-purpose input/output 11
EPWM6B O Enhanced PWM6 output B
SCIRXDB I SCI-B receive data
ECAP1 I/O Enhanced Capture input/output 1
GPIO12 44 35 I/O/Z General-purpose input/output 12
TZ1 I Trip Zone input 1
SCITXDA O SCI-A transmit data
SPISIMOB I/O SPI-B slave in, master out
GPIO13 95 75 I/O/Z General-purpose input/output 13
TZ2 I Trip Zone input 2
Reserved Reserved
SPISOMIB I/O SPI-B slave out, master in
GPIO14 96 76 I/O/Z General-purpose input/output 14
TZ3 I Trip zone input 3
SCITXDB O SCI-B transmit data
SPICLKB I/O SPI-B clock input/output
GPIO15 88 70 I/O/Z General-purpose input/output 15
ECAP2 I/O Enhanced Capture input/output 2
SCIRXDB I SCI-B receive data
SPISTEB I/O SPI-B slave transmit enable input/output
GPIO16 55 44 I/O/Z General-purpose input/output 16
SPISIMOA I/O SPI-A slave in, master out
Reserved Reserved
TZ2 I Trip Zone input 2
GPIO17 52 42 I/O/Z General-purpose input/output 17
SPISOMIA I/O SPI-A slave out, master in
Reserved Reserved
TZ3 I Trip zone input 3
GPIO18 51 41 I/O/Z General-purpose input/output 18
SPICLKA I/O SPI-A clock input/output
SCITXDB O SCI-B transmit data
XCLKOUT O/Z Output clock derived from SYSCLKOUT. XCLKOUT is either the same frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT = SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to propogate to the pin.
GPIO19 64 52 I/O/Z General-purpose input/output 19
XCLKIN I External Oscillator Input. The path from this pin to the clock block is not gated by the mux function of this pin. Care must be taken not to enable this path for clocking if it is being used for the other peripheral functions.
SPISTEA I/O SPI-A slave transmit enable input/output
SCIRXDB I SCI-B receive data
ECAP1 I/O Enhanced Capture input/output 1
GPIO20 6 5 I/O/Z General-purpose input/output 20
EQEP1A I Enhanced QEP1 input A
MDXA O McBSP transmit serial data
COMP1OUT O Direct output of Comparator 1
GPIO21 7 6 I/O/Z General-purpose input/output 21
EQEP1B I Enhanced QEP1 input B
MDRA I McBSP receive serial data
COMP2OUT O Direct output of Comparator 2
GPIO22 98 78 I/O/Z General-purpose input/output 22
EQEP1S I/O Enhanced QEP1 strobe
MCLKXA I/O McBSP transmit clock
SCITXDB O SCI-B transmit data
GPIO23 2 1 I/O/Z General-purpose input/output 23
EQEP1I I/O Enhanced QEP1 index
MFSXA I/O McBSP transmit frame synch
SCIRXDB I SCI-B receive data
GPIO24 97 77 I/O/Z General-purpose input/output 24
ECAP1 I/O Enhanced Capture input/output 1
EQEP2A I Enhanced QEP2 input A.
NOTE: eQEP2 is available only in the PZ and PZP packages.
SPISIMOB I/O SPI-B slave in, master out
GPIO25 39 31 I/O/Z General-purpose input/output 25
ECAP2 I/O Enhanced Capture input/output 2
EQEP2B I Enhanced QEP2 input B.
NOTE: eQEP2 is available only in the PZ and PZP packages.
SPISOMIB I/O SPI-B slave out, master in
GPIO26 78 62 I/O/Z General-purpose input/output 26
ECAP3 I/O Enhanced Capture input/output 3
EQEP2I I/O Enhanced QEP2 index.
NOTE: eQEP2 is available only in the PZ and PZP packages.
SPICLKB I/O SPI-B clock input/output
USB0DP(3) I/O Positive Differential half of USB signal. To enable USB functionality on this pin, set the USBIOEN bit in the GPACTRL2 register.
GPIO27 77 61 I/O/Z General-purpose input/output 27
HRCAP2 I High-Resolution Input Capture 2
EQEP2S I/O Enhanced QEP2 strobe.
NOTE: eQEP2 is available only in the PZ and PZP packages.
SPISTEB I/O SPI-B slave transmit enable input/output
USB0DM(3) I/O Negative Differential half of USB signal. To enable USB functionality on this pin, set the USBIOEN bit in the GPACTRL2 register.
GPIO28 50 40 I/O/Z General-purpose input/output 28
SCIRXDA I SCI-A receive data
SDAA I/OD I2C data open-drain bidirectional port
TZ2 I Trip zone input 2
GPIO29 43 34 I/O/Z General-purpose input/output 29
SCITXDA O SCI-A transmit data
SCLA I/OD I2C clock open-drain bidirectional port
TZ3 I Trip zone input 3
GPIO30 41 33 I/O/Z General-purpose input/output 30
CANRXA I CAN receive
EQEP2I I/O Enhanced QEP2 index.
NOTE: eQEP2 is available only in the PZ and PZP packages.
EPWM7A O Enhanced PWM7 Output A and HRPWM channel
GPIO31 40 32 I/O/Z General-purpose input/output 31
CANTXA O CAN transmit
EQEP2S I/O Enhanced QEP2 strobe.
NOTE: eQEP2 is available only in the PZ and PZP packages.
EPWM8A O Enhanced PWM8 Output A and HRPWM channel
GPIO32 99 79 I/O/Z General-purpose input/output 32
SDAA I/OD I2C data open-drain bidirectional port
EPWMSYNCI I Enhanced PWM external sync pulse input
ADCSOCAO O ADC start-of-conversion A
GPIO33 100 80 I/O/Z General-purpose input/output 33
SCLA I/OD I2C clock open-drain bidirectional port
EPWMSYNCO O Enhanced PWM external synch pulse output
ADCSOCBO O ADC start-of-conversion B
GPIO34 68 55 I/O/Z General-purpose input/output 34
COMP2OUT O Direct output of Comparator 2
Reserved Reserved
COMP3OUT O Direct output of Comparator 3
GPIO35 71 57 I/O/Z General-purpose input/output 35
TDI I JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
Reserved Reserved
Reserved Reserved
Reserved Reserved
GPIO36 72 58 I/O/Z General-purpose input/output 36
TMS I JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.
Reserved Reserved
Reserved Reserved
Reserved Reserved
GPIO37 70 56 I/O/Z General-purpose input/output 37
TDO O/Z JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK (8 mA drive).
Reserved Reserved
Reserved Reserved
Reserved Reserved
GPIO38 67 54 I/O/Z General-purpose input/output 38
XCLKIN I External Oscillator Input. The path from this pin to the clock block is not gated by the mux function of this pin. Care must be taken to not enable this path for clocking if it is being used for the other functions.
TCK I JTAG test clock with internal pullup
Reserved Reserved
Reserved Reserved
Reserved Reserved
GPIO39 66 53 I/O/Z General-purpose input/output 39
Reserved Reserved
Reserved Reserved
Reserved Reserved
GPIO40 82 I/O/Z General-purpose input/output 40
EPWM7A O Enhanced PWM7 output A and HRPWM channel
SCITXDB O SCI-B transmit data
Reserved Reserved
GPIO41 76 I/O/Z General-purpose input/output 41
EPWM7B O Enhanced PWM7 output B
SCIRXDB I SCI-B receive data
Reserved Reserved
GPIO42 1 I/O/Z General-purpose input/output 42
EPWM8A O Enhanced PWM8 output A and HRPWM channel
TZ1 I Trip zone input 1
COMP1OUT O Direct output of Comparator 1
GPIO43 8 I/O/Z General-purpose input/output 43
EPWM8B O Enhanced PWM8 output B
TZ2 I Trip zone input 2
COMP2OUT O Direct output of Comparator 2
GPIO44 56 I/O/Z General-purpose input/output 44
MFSRA I/O McBSP receive frame synch
SCIRXDB I SCI-B receive data
EPWM7B O Enhanced PWM7 output B
GPIO50 42 I/O/Z General-purpose input/output 50
EQEP1A I Enhanced QEP1 input A
MDXA O McBSP transmit serial data
TZ1 I Trip zone input 1
GPIO51 48 I/O/Z General-purpose input/output 51
EQEP1B I Enhanced QEP1 input B
MDRA I McBSP receive serial data
TZ2 I Trip zone input 2
GPIO52 53 I/O/Z General-purpose input/output 52
EQEP1S I/O Enhanced QEP1 strobe
MCLKXA I/O McBSP transmit clock
TZ3 I Trip zone input 3
GPIO53 65 I/O/Z General-purpose input/output 53
EQEP1I I/O Enhanced QEP1 index
MFSXA I/O McBSP transmit frame synch
Reserved Reserved
GPIO54 69 I/O/Z General-purpose input/output 54
SPISIMOA I/O SPI-A slave in, master out
EQEP2A I Enhanced QEP2 input A
HRCAP1 I High-Resolution Input Capture 1
GPIO55 75 I/O/Z General-purpose input/output 55
SPISOMIA I/O SPI-A slave out, master in
EQEP2B I Enhanced QEP2 input B
HRCAP2 I High-Resolution Input Capture 2
GPIO56 85 I/O/Z General-purpose input/output 56
SPICLKA I/O SPI-A clock input/output
EQEP2I I/O Enhanced QEP2 index
HRCAP3 I High-Resolution Input Capture 3
GPIO57 89 I/O/Z General-purpose input/output 57
SPISTEA I/O SPI-A slave transmit enable input/output
EQEP2S I/O Enhanced QEP2 strobe
HRCAP4 I High-Resolution Input Capture 4
GPIO58 94 I/O/Z General-purpose input/output 58
MCLKRA I/O McBSP receive clock
SCITXDB O SCI-B transmit data
EPWM7A O Enhanced PWM7 output A and HRPWM channel
  1. I = Input, O = Output, Z = High Impedance, OD = Open Drain, ↑ = Pullup, ↓ = Pulldown
  2. The GPIO function (shown in bold italics) is the default at reset. The peripheral signals that are listed under them are alternate functions. For JTAG pins that have the GPIO functionality multiplexed, the input path to the GPIO block is always valid. The output path from the GPIO block and the path to the JTAG block from a pin is enabled or disabled based on the condition of the TRST signal. See the Systems Control and Interrupts chapter of the TMS320x2806x Technical Reference Manual.
  3. Depending on your USB application, additional pins may be required to maintain compliance with the USB 2.0 Specification. For more information, see the Universal Serial Bus (USB) Controller chapter of the TMS320x2806x Technical Reference Manual.