Refer to the PDF data sheet for device specific package drawings
The device can be clocked by an external oscillator or by a crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 10 input-clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating frequency if lower power operation is desired. Refer to Section 220.127.116.11 for timing details. The PLL block can be set in bypass mode.