SBVS304A June   2017  – November 2017 TPS7A83A


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configurations and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Voltage Regulation Features
        1. DC Regulation
        2. AC and Transient Response
      2. 7.3.2 System Start-Up Features
        1. Programmable Soft-Start (NR/SS)
        2. Internal Sequencing
          1. Enable (EN)
          2. Undervoltage Lockout (UVLO) Control
          3. Active Discharge
        3. Power-Good Output (PG)
      3. 7.3.3 Internal Protection Features
        1. Foldback Current Limit (ICL)
        2. Thermal Protection (Tsd)
    4. 7.4 Device Functional Modes
      1. 7.4.1 Regulation
      2. 7.4.2 Disabled
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 External Component Selection
        1. Adjustable Operation
        2. ANY-OUT Programmable Output Voltage
        3. ANY-OUT Operation
        4. Increasing ANY-OUT Resolution for LILO Conditions
        5. Recommended Capacitor Types
        6. Input and Output Capacitor Requirements (CIN and COUT)
        7. Feed-Forward Capacitor (CFF)
        8. Noise-Reduction and Soft-Start Capacitor (CNR/SS)
      2. 8.1.2 Start-Up
        1. Soft-Start (NR/SS)
          1. Inrush Current
        2. Undervoltage Lockout (UVLO)
        3. Power-Good (PG) Function
      3. 8.1.3 AC and Transient Performance
        1. Power-Supply Rejection Ratio (PSRR)
        2. Output Voltage Noise
        3. Optimizing Noise and PSRR
          1. Charge Pump Noise
        4. Load Transient Response
      4. 8.1.4 DC Performance
        1. Output Voltage Accuracy (VOUT)
        2. Dropout Voltage (VDO)
          1. Behavior When Transitioning From Dropout Into Regulation
      5. 8.1.5 Sequencing Requirements
      6. 8.1.6 Negatively Biased Output
      7. 8.1.7 Reverse Current
      8. 8.1.8 Power Dissipation (PD)
        1. Estimating Junction Temperature
        2. Recommended Area for Continuous Operation (RACO)
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. Evaluation Models
        2. Spice Models
      2. 11.1.2 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Community Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Pin Configurations and Functions

RGR, RGW Package
3.5-mm × 3.5-mm and 5-mm × 5-mm, 20-Pin VQFN
Top View

Pin Functions

50mV 5 I ANY-OUT voltage setting pins. These pins connect to an internal feedback network. Connect these pins to ground, SNS, or leave floating. Connecting these pins to ground increases the output voltage, whereas connecting these pins to SNS increases the resolution of the ANY-OUT network but decreases the range of the network; multiple pins can be simultaneously connected to GND or SNS to select the desired output voltage. Leave these pins floating (open) when not in use; see the ANY-OUT Operation section for additional details.
100mV 6
200mV 7
400mV 9
800mV 10
1.6V 11
BIAS 12 I BIAS supply voltage. This pin enables the use of low-input voltage, low-output (LILO) voltage conditions (that is, VIN = 1.2 V, VOUT = 1 V) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for VIN ≤ 2.2 V. A 10-µF capacitor or larger must be connected between this pin and ground if the BIAS pin is used. If not used, this pin must be left floating or tied to ground and a capacitor is not needed.
EN 14 I Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS.
FB 3 I Feedback pin connected to the error amplifier. Although not required, TI recommends a 10-nF feed-forward capacitor from FB to OUT (as close to the device as possible) to maximize ac performance. The use of a feed-forward capacitor may disrupt PG (power good) functionality; see the ANY-OUT Operation and Adjustable Operation sections for more details.
GND 8, 18 Ground pin. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection.
IN 15-17 I Input supply voltage pin. A 10-µF or larger ceramic capacitor (5 µF or greater of capacitance) from IN to ground is recommended to reduce the impedance of the input supply. Place the input capacitor as close as possible to the input; see the Input and Output Capacitor Requirements section for more details.
NR/SS 13 Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, TI recommends a 10-nF or larger capacitor to be connected from NR/SS to GND (as close to the pin as possible) to maximize ac performance; see the Noise-Reduction and Soft-Start Capacitor section for more details.
OUT 1, 19, 20 O Regulated output pin. A 22-μF or larger ceramic capacitor (10 μF or greater of capacitance) from OUT to ground is required for stability and must be placed as close to the output as possible. Minimize the impedance from the OUT pin to the load; see the Input and Output Capacitor Requirements section for more details.
PG 4 O Active-high, power-good pin. An open-drain output indicates when the output voltage reaches VIT(PG) of the target. The use of a feed-forward capacitor can disrupt PG (power-good) functionality; see the Power-Good (PG) Function section for more details.
SNS 2 I Output voltage sense input pin. This pin connects the internal R1 resistor to the output. Connect this pin to the load side of the output trace only if the ANY-OUT feature is used. If the ANY-OUT feature is not used, leave this pin floating; see the ANY-OUT Programmable Output Voltage and Adjustable Operation sections for more details.
Thermal pad Pad Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.