SLVSEW6F August   2021  – March 2024 TPS7H2211-SEP , TPS7H2211-SP

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Device Options
  6. Related Products
  7. Pin Configuration and Functions
  8. Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics: All Devices
    6. 7.6  Electrical Characteristics: CFP and KGD Options
    7. 7.7  Electrical Characteristics: HTSSOP Option
    8. 7.8  Switching Characteristics: All Devices
    9. 7.9  Quality Conformance Inspection
    10. 7.10 Typical Characteristics
  9. Parameter Measurement Information
  10. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Enable and Overvoltage Protection
      2. 9.3.2 Current Limit
      3. 9.3.3 Soft Start (Adjustable Rise Time)
      4. 9.3.4 Parallel Operation
      5. 9.3.5 Reverse Current Protection
      6. 9.3.6 Forward Leakage Current
    4. 9.4 Device Functional Modes
  11. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 Application 1: Cold Sparing
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Capacitance
          2. 10.2.1.2.2 Enable Control
          3. 10.2.1.2.3 Overvoltage Protection
          4. 10.2.1.2.4 Soft Start Time
          5. 10.2.1.2.5 Summary
        3. 10.2.1.3 Application Curve
      2. 10.2.2 Application 2: Protection
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
          1. 10.2.2.2.1 Capacitance
          2. 10.2.2.2.2 Enable Control
          3. 10.2.2.2.3 Overvoltage Protection
          4. 10.2.2.2.4 Soft Start Time
          5. 10.2.2.2.5 Summary
        3. 10.2.2.3 Application Curve
    3. 10.3 Power Supply Recommendations
    4. 10.4 Layout
      1. 10.4.1 Layout Guidelines
      2. 10.4.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Support Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  13. 12Revision History
  14. 13Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DAP|32
  • KGD|0
  • HKR|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Reverse Current Protection

The TPS72211 eFuse features back to back FETs to prevent current flow from VIN to VOUT and from VOUT to VIN when the switch is disabled (excluding leakage currents). This supports cold sparing (redundancy) applications. For example, VOUT may be up to 14 V while VIN is between 0 V and 14 V. In all cases, only small leakage current will result.

Additionally, the eFuse features active reverse current protection when the switch is enabled. This protection feature is activated when VOUT rises above VIN by VRCP_ENTER (typically 363 mV at VIN = 14 V) which causes the switch to turn-off. After VRCP_ENTER is reached, it will take time, tRCP (typically 247 μs at VIN = 14 V) for the switch to turn off. Until the switch responds and turns off, there may be high reverse current through the switch. After this time, only a small amount of leakage current, IRCP, will result from VOUT to VIN (typically 40 μA). The switch will again be enabled after VOUT – VIN falls to less than or equal to VRCP_EXIT (typically 249 mV at VIN = 14 V).

The test waveforms for VRCP_ENTER and VRCP_EXIT can be found in Figure 8-1 and Figure 8-2 respectively.