SLVSFQ9A August   2021  – November 2021 TPSM8A28 , TPSM8A29

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Internal VCC LDO and Using External Bias on VCC Pin
      2. 7.3.2  Enable
      3. 7.3.3  Output Voltage Setting
        1. 7.3.3.1 Remote Sense
      4. 7.3.4  Internal Fixed Soft Start and External Adjustable Soft Start
      5. 7.3.5  External REFIN for Output Voltage Tracking
      6. 7.3.6  Frequency and Operation Mode Selection
      7. 7.3.7  D-CAP3™ Control
      8. 7.3.8  Low-Side FET Zero-Crossing
      9. 7.3.9  Current Sense and Positive Overcurrent Protection
      10. 7.3.10 Low-Side FET Negative Current Limit
      11. 7.3.11 Power Good
      12. 7.3.12 Overvoltage and Undervoltage Protection
      13. 7.3.13 Out-Of-Bounds (OOB) Operation
      14. 7.3.14 Output Voltage Discharge
      15. 7.3.15 UVLO Protection
      16. 7.3.16 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Auto-Skip Eco-Mode Light Load Operation
      2. 7.4.2 Forced Continuous-Conduction Mode
      3. 7.4.3 Powering the Device From a 12-V Bus
      4. 7.4.4 Powering the Device From a 5.0-V Bus
      5. 7.4.5 Powering the Device From a Split-Rail Configuration
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Output Voltage Setting Point
        2. 8.2.2.2  Choose the Inductor
        3. 8.2.2.3  Set the Current Limit (TRIP)
        4. 8.2.2.4  Choose the Output Capacitor
        5. 8.2.2.5  Choose the Input Capacitors (CIN)
        6. 8.2.2.6  Soft-Start Capacitor (SS/REFIN Pin)
        7. 8.2.2.7  EN Pin Resistor Divider
        8. 8.2.2.8  VCC Bypass Capacitor
        9. 8.2.2.9  BOOT Capacitor
        10. 8.2.2.10 PGOOD Pullup Resistor
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
      1. 10.2.1 Thermal Performance on the TI EVM
    3. 10.3 EMI
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.2.2.4 Choose the Output Capacitor

There are three considerations for selecting the value of the output capacitor.

  1. Stability
  2. Steady state output voltage ripple
  3. Regulator transient response to a change load current

First, the minimum output capacitance must be calculated based on these three requirements. Equation 12 calculates the minimum capacitance to keep the LC double pole below 1/30th the fSW to meet stability requirements. This requirement helps to keep the LC double pole close to the internal zero.

Equation 12. C O U T _ S T A B I L I T Y > 30 2 π × f s w 2 × 1 0.6   μ H = 30 2 π × 600   k H z 2 × 1 0.6   μ H = 105.5   μ F
Equation 13. C O U T _ R I P P L E > V I N ( M A X ) -   V o u t V I N ( M A X ) × V o u t 0.6   μ H × f s w 8 × V r i p p l e × f s w = 14.4   V -   1 V 14.4   V × 1 V 0.6   μ H × 600 k H z 8 × 10   m V × 600 k H z = 53.8   μ F

Equation 13 calculates the minimum capacitance to meet the steady state output voltage ripple requirement of 10 mV. This calculation is for FCCM operation and does not include the portion of the output voltage ripple caused by the ESR or ESL of the output capacitors. Equation 14 and Equation 15 calculate the minimum capacitance to meet the transient response requirement of ±50 mV for a 7.5-A step. These equations calculate the necessary output capacitance to hold the output voltage steady while the inductor current ramps up or ramps down after a load step.

Equation 14. C O U T _ U N D E R S H O O T > 0.6   μ H × I S T E P 2 × V o u t V I N ( M I N ) × f s w + t o f f 2 × V T R A N S × V O U T × V I N ( M I N ) - V O U T V I N ( M I N ) × f s w - t o f f = 0.6   μ H × 7.5 2 × 1 V 9.6   V × 600 k H z + 220 n s 2 × 50 m V × 1 V × 9.6   V   -   1   V 9.6   V × 600 k H z - 220 n s = 104.4   μ F
Equation 15. C O U T _ O V E R S H O O T > 0.6   μ H × I S T E P 2 2 × V T R A N S × V O U T = 0.6   μ H × 7.5 2 2 × 50 m V × 1 V = 337.5   μ F

The output capacitance needed to meet the overshoot requirement is the highest value, so this sets the required minimum output capacitance for this example. Stability requirements can also limit the maximum output capacitance. Equation 16 calculates the recommended maximum output capacitance. This calculation keeps the LC double pole above 1/100th the fSW. It can be possible to use more output capacitance but the stability must be checked through a bode plot or transient response measurement. The selected output capacitance is 8 × 47-μF ceramic capacitors. When using ceramic capacitors, the capacitance must be derated due to DC and AC bias effects. The selected capacitors derate to approximately 95% of their nominal value giving an effective total capacitance of approximately 357 μF. This effective capacitance meets the minimum and maximum requirements.

Equation 16. C O U T _ S T A B I L I T Y < 50 π × f s w 2 × 1 0.6   μ H = 50 π × 600   k H z 2 × 1 0.6   μ H = 1172.7   μ F

This application uses all ceramic capacitors so the effects of ESR on the ripple and transient were ignored. If using non-ceramic capacitors, as a starting point, the ESR must be below the values calculated in Equation 17 to meet the ripple requirement and Equation 18 to meet the transient requirement. For more accurate calculations or if using mixed output capacitors, the impedance of the output capacitors must be used to determine if the ripple and transient requirements can be met.

Equation 17. R E S R _ R I P P L E < V R I P P L E V I N ( M A X ) - V o u t V I N ( M A X ) × V o u t 0.6   μ H × f s w = 10   m V 14.4   V   -   1   V 14.4   V × 1   V 0.6   μ H × 600   k H z = 3.86   m Ω
Equation 18. R E S R _ T R A N S < V T R A N S I S T E P = 50   m V 7.5   A = 6.67   m Ω