

Resonant-Mode Power Supply Controllers

FEATURES

- Controls Zero Current Switched (ZCS) or Zero Voltage Switched (ZVS) Quasi-Resonant Converters
- Zero-Crossing Terminated One-Shot Timer
- Precision 1%, Soft-Started 5V Reference
- Programmable Restart Delay Following Fault
- Voltage-Controlled Oscillator (VCO) with Programmable Minimum and Maximum Frequencies from 10kHz to 1MHz
- Low Start-Up Current (150µA typical)
- Dual 1 Amp Peak FET Drivers
- UVLO Option for Off-Line or DC/DC Applications

DESCRIPTION

The UC1861-1868 family of ICs is optimized for the control of Zero Current Switched and Zero Voltage Switched quasi-resonant converters. Differences between members of this device family result from the various combinations of UVLO thresholds and output options. Additionally, the one-shot pulse steering logic is configured to program either on-time for ZCS systems (UC1865-1868), or off-time for ZVS applications (UC1861-1864).


The primary control blocks implemented include an error amplifier to compensate the overall system loop and to drive a voltage controlled oscillator (VCO), featuring programmable minimum and maximum frequencies. Triggered by the VCO, the one-shot generates pulses of a programmed maximum width, which can be modulated by the Zero Detection comparator. This circuit facilitates "true" zero current or voltage switching over various line, load, and temperature changes, and is also able to accommodate the resonant components' initial tolerances.

Under-Voltage Lockout is incorporated to facilitate safe starts upon power-up. The supply current during the under-voltage lockout period is typically less than 150µA, and the outputs are actively forced to the low state.

(continued)

| Device | 1861 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1868 |
|---------|-------------|-----------|-------------|----------|-------------|-----------|-------------|----------|
| UVLO | 16.5/10.5 | 16.5/10.5 | 8/7 | 8/7 | 16.5/10.5 | 16.5/10.5 | 8/7 | 8/7 |
| Outputs | Alternating | Parallel | Alternating | Parallel | Alternating | Parallel | Alternating | Parallel |
| "Fixed" | Off Time | Off Time | Off Time | Off Time | On Time | On Time | On Time | On Time |

BLOCK DIAGRAM



UDG-92018

DESCRIPTION (cont.)

UVLO thresholds for the UC1861/62/65/66 are 16.5V (ON) and 10.5V (OFF), whereas the UC1863/64/67/68 thresholds are 8V (ON) and 7V (OFF). After V_{CC} exceeds the UVLO threshold, a 5V generator is enabled which provides bias for the internal circuits and up to 10mA for external usage.

A Fault comparator serves to detect fault conditions and set a latch while forcing the output drivers low. The Soft-Ref pin serves three functions: providing soft start, restart

delay, and the internal system reference.

Each device features dual 1 Amp peak totem pole output drivers for direct interface to power MOSFETS. The outputs are programmed to alternate in the UC1861/63/65/67 devices. The UC1862/64/66/68 outputs operate in unison allowing a 2 Amp peak current.


ABSOLUTE MAXIMUM RATINGS

| | |
|--|------------|
| V_{CC} | 22V |
| Output Current | |
| Source or Sink (Pins 11 & 14) | 0.5A |
| DC Pulse (0.5 μ s) | 1.5A |
| Power Ground Voltage | $\pm 0.2V$ |
| Inputs (Pins 2, 3, 10, & 15) | -0.4 to 7V |
| Error Amp Output Current | $\pm 2mA$ |
| Power Dissipation | 1W |
| Junction Temperature (Operating) | 150°C |
| Lead Temperature (Soldering, 10 seconds) | 300°C |

All voltages are with respect to signal ground and all currents are positive into the specified terminal. Pin numbers refer to the J and N packages. Consult Unitrode Integrated Circuits databook for information regarding thermal specifications and limitations of packages.


CONNECTION DIAGRAMS

**PLCC-20 & LCC-20 (Top View)
 Q & L Package**



| PACKAGE PIN FUNCTION | |
|----------------------|-----|
| FUNCTION | PIN |
| Soft Ref | 1 |
| 5V | 2 |
| NI | 3 |
| INV | 4 |
| E/A Out | 5 |
| Sig Gnd | 6 |
| Range | 7 |
| RMIN | 8 |
| Cvco | 9 |
| RC | 10 |
| Zero | 11 |
| NC | 12 |
| NC | 13 |
| A Out | 14 |
| Pwr Gnd | 15 |
| Pwr Gnd | 16 |
| Vcc | 17 |
| B Out | 18 |
| NC | 19 |
| Fault | 20 |

**DIL-16, SOIC-16 (Top View)
 J or N, DW Packages**



ELECTRICAL CHARACTERISTICS Unless otherwise stated, all specifications apply for $-55^{\circ}\text{C} \leq \text{T}_\text{A} \leq 125^{\circ}\text{C}$ for the UC186x, $-25^{\circ}\text{C} \leq \text{T}_\text{A} \leq 85^{\circ}\text{C}$ for the UC286x, and $0^{\circ}\text{C} \leq \text{T}_\text{A} \leq 70^{\circ}\text{C}$ for the UC386x, $\text{V}_{\text{CC}}=12\text{V}$, $\text{C}_{\text{VCO}}=1\text{nF}$, $\text{Range}=7.15\text{k}$, $\text{R}_{\text{MIN}}=86.6\text{k}$, $\text{C}=200\text{pF}$, $\text{R}=4.02\text{k}$, and $\text{C}_{\text{sr}}=0.1\mu\text{F}$. $\text{T}_\text{A}=\text{T}_\text{J}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|---|------|------|------|---------------|
| 5V Generator | | | | | |
| Output Voltage | $12\text{V} \leq \text{V}_{\text{CC}} \leq 20\text{V}$, $-10\text{mA} \leq \text{I}_\text{O} \leq 0\text{mA}$ | 4.8 | 5.0 | 5.2 | V |
| Short Circuit Current | $\text{V}_\text{O} = 0\text{V}$ | -150 | | -15 | mA |
| Soft-Reference | | | | | |
| Restart Delay Current | $\text{V} = 2\text{V}$ | 10 | 20 | 35 | μA |
| Soft Start Current | $\text{V} = 2\text{V}$ | -650 | -500 | -350 | μA |
| Reference Voltage | $\text{T}_\text{J} = 25^{\circ}\text{C}$, $\text{I}_\text{O} = 0\text{A}$ | 4.95 | 5.00 | 5.05 | V |
| | $12\text{V} \leq \text{V}_{\text{CC}} \leq 20\text{V}$, $-200\mu\text{A} \leq \text{I}_\text{O} \leq 200\mu\text{A}$ | 4.85 | | 5.15 | V |
| Line Regulation | $12\text{V} \leq \text{V}_{\text{CC}} \leq 20\text{V}$ | | 2 | 20 | mV |
| Load Regulation | $-200\mu\text{A} \leq \text{I}_\text{O} \leq 200\mu\text{A}$ | | 10 | 30 | mV |
| Error Amplifier (Note 3) | | | | | |
| Input Offset Voltage | $\text{V}_{\text{CM}} = 5\text{V}$, $\text{V}_\text{O} = 2\text{V}$, $\text{I}_\text{O} = 0\text{A}$ | -10 | | 10 | mV |
| Input Bias Current | $\text{V}_{\text{CM}} = 0\text{V}$ | -2.0 | -0.3 | | μA |
| Voltage Gain | $\text{V}_{\text{cm}} = 5\text{V}$, $0.5\text{V} \leq \text{V}_\text{O} \leq 3.7\text{V}$, $\text{I}_\text{O} = 0\text{A}$ | 70 | 100 | | dB |
| Power Supply Rejection Ratio | $\text{V}_{\text{cm}} = 5\text{V}$, $\text{V}_\text{O} = 2\text{V}$, $12\text{V} \leq \text{V}_{\text{CC}} \leq 20\text{V}$ | 70 | 100 | | dB |
| Error Amplifier (Note 3) (cont.) | | | | | |
| Common Mode Rejection Ratio | $0\text{V} \leq \text{V}_{\text{cm}} \leq 6\text{V}$, $\text{V}_\text{O} = 2\text{V}$ | 65 | 100 | | dB |
| V _{OUT} Low | $\text{V}_{\text{ID}} = -100\text{mV}$, $\text{I}_\text{O} = 200\mu\text{A}$ | | 0.17 | 0.25 | V |
| V _{OUT} High | $\text{V}_{\text{ID}} = 100\text{mV}$, $\text{I}_\text{O} = -200\mu\text{A}$ | 3.9 | 4.2 | | V |
| Unity Gain Bandwidth | (Note 4) | 0.5 | 0.8 | | MHz |
| Voltage Controlled Oscillator | | | | | |
| Maximum Frequency | $\text{V}_{\text{ID}} (\text{Error Amp}) = 100\text{mV}$, $\text{T}_\text{J} = 25^{\circ}\text{C}$ | 450 | 500 | 550 | kHz |
| | $\text{V}_{\text{ID}} (\text{Error Amp}) = 100\text{mV}$ | 425 | | 575 | kHz |
| Minimum Frequency | $\text{V}_{\text{ID}} (\text{Error Amp}) = -100\text{mV}$, $\text{T}_\text{J} = 25^{\circ}\text{C}$ | 45 | 50 | 55 | kHz |
| | $\text{V}_{\text{ID}} (\text{Error Amp}) = -100\text{mV}$ | 42 | | 58 | kHz |
| One Shot | | | | | |
| Zero Comparator V _{th} | | 0.45 | 0.50 | 0.55 | V |
| Propagation Delay | (Note 4) | | 120 | 200 | ns |
| Maximum Pulse Width | $\text{V}_{\text{ZERO}} = 1\text{V}$ | 850 | 1000 | 1150 | ns |
| Maximum to Minimum Pulse Width Ratio | $\text{V}_{\text{ZERO}} = 0\text{V}$ UCx861 – UCx864 | 2.5 | 4 | 5.5 | |
| | $\text{V}_{\text{ZERO}} = 0\text{V}$ UCx865 – UCx868. -55°C to $+85^{\circ}\text{C}$ | 4 | 5.5 | 7 | |
| | $\text{V}_{\text{ZERO}} = 0\text{V}$ UCx865 – UCx868, $+125^{\circ}\text{C}$ | 3.8 | 5.5 | 7 | |
| Output Stage | | | | | |
| Rise and Fall Time | $\text{C}_{\text{LOAD}} = 1\text{nF}$ (Note 4) | | 25 | 45 | ns |
| Output Low Saturation | $\text{I}_\text{O} = 20\text{mA}$ | | 0.2 | 0.5 | V |
| | $\text{I}_\text{O} = 200\text{mA}$ | | 0.5 | 2.2 | V |
| Output High Saturation | $\text{I}_\text{O} = -200\text{mA}$, down from V_{CC} | | 1.7 | 2.5 | V |
| UVLO Low Saturation | $\text{I}_\text{O} = 20\text{mA}$ | | 0.8 | 1.5 | V |
| Fault Comparator | | | | | |
| Fault Comparator V _{th} | | 2.85 | 3.00 | 3.15 | V |
| Delay to Output | (Note 4) (Note 5) | | 100 | 200 | ns |

ELECTRICAL CHARACTERISTICS Unless otherwise stated, all specifications apply for $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ for the UC186x, $-25^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ for the UC286x, and $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ for the UC386x, $V_{CC}=12\text{V}$, $C_{VCO}=1\text{nF}$, $\text{Range}=7.15\text{k}$, $R_{\text{MIN}}=86.6\text{k}$, $C=200\text{pF}$, $R=4.02\text{k}$, and $C_{\text{sr}}=0.1\mu\text{F}$. $T_A=T_J$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------|--|-----|------|------|---------------|
| UVLO | | | | | |
| Vcc Turn-on Threshold | UCx861, UCx862, UCx865, UCx866 | 15 | 16.5 | 18 | V |
| | UCx863, UCx864, UCx867, UCx868 | 7 | 8.0 | 9 | V |
| Vcc Turn-off Threshold | UCx861, UCx862, UCx865, UCx866 | 9.5 | 10.5 | 11.5 | V |
| | UCx863, UCx864, UCx867, UCx868 | 6 | 7.0 | 8 | V |
| Icc Start | $V_{CC} = V_{CC(\text{on})} - 0.3\text{V}$ | | 150 | 300 | μA |
| Icc Run | $V_{\text{ID}} = 100\text{mV}$ | | 25 | 32 | mA |

Note 1: Currents are defined as positive into the pin.

Note 2: Pulse measurement techniques are used to insure that $T_J = T_A$.

Note 3: $V_{\text{ID}} = V(\text{NI}) - V(\text{INV})$.

Note 4: This parameter is not 100% tested in production but guaranteed by design.

Note 5: $V_i = 0$ to 4V $t_r(V_i) = 10\text{ns}$ $t_{\text{pd}} = t(V_o = 6\text{V}) - t(V_i = 3\text{V})$

APPLICATION INFORMATION

UVLO & 5V GENERATOR (See Figure 1): When power is applied to the chip and V_{CC} is less than the upper UVLO threshold, I_{CC} will be less than $300\mu\text{A}$, the 5V generator will be off, and the outputs will be actively held low.

When V_{CC} exceeds the upper UVLO threshold, the 5V generator turns on. Until the 5V pin exceeds 4.9V , the outputs will still remain low.

The 5V pin should be bypassed to signal ground with a $0.1\mu\text{F}$ capacitor. The capacitor should have low equivalent series resistance and inductance.

FAULT AND SOFT-REFERENCE (See Figure 1): The Soft-Ref pin serves three functions: system reference, restart delay, and soft-start. Designed to source or sink $200\mu\text{A}$, this pin should be used as the input reference for the error amplifier circuit. This pin requires a bypass capacitor of at least $0.1\mu\text{F}$. This yields a minimum soft-start time of 1ms .

Under-Voltage Lockout sets both the fault and restart delay latches. This holds the outputs low and discharges the Soft-Ref pin. After UVLO, the fault latch is reset by the low voltage on the Soft-Ref pin. The reset fault latch resets the delay latch and Soft-Ref charges via the 0.5mA current source.

The fault pin is input to a high speed comparator with a threshold of 3V . In the event of a detected fault, the fault latch is set and the outputs are driven low. If Soft-Ref is above 4V , the delay latch is set. Restart delay is timed as Soft-Ref is discharged by $20\mu\text{A}$. When Soft-Ref is fully discharged, the fault latch is reset if the fault input signal is low. The Fault pin can be used as a system shutdown pin.

If a fault is detected during soft-start, the fault latch is set and the outputs are driven low. The delay latch will remain reset until Soft-Ref charges to 4V . This sets the delay latch, and restart delay is timed. Note that restart delay for a single fault event is longer than for recurring faults since Soft-Ref must be discharged from 5V instead of 4V .

The restart delay to soft-start time ratio is 24:1 for a fault occurring during normal operation and 19:1 for faults occurring during soft-start. Shorter ratios can be programmed down to a limit of approximately 3:1 by the addition of a $20\text{k}\Omega$ or larger resistor from Soft-Ref to ground.

A $100\text{k}\Omega$ resistor from Soft-Ref to 5V will have the effect of permanent shut down after a fault since the internal $20\mu\text{A}$ current source can't pull Soft-Ref low. This feature can be used to require recycling V_{CC} after a fault. Care must be taken to insure Soft-Ref is indeed low at start up, or the fault latch will never be reset.

APPLICATION INFORMATION






Figure 1. UVLO, 5V, fault and soft-ref.



UDG-92022-1



UDG-92023-1

Figure 2. Error Amp, Voltage Controlled Oscillator, and One Shot

APPLICATION INFORMATION

Minimum oscillator frequency is set by R_{min} and C_{VCO} . The minimum frequency is approximately given by the equation:

$$F_{MIN} \cong \frac{3.6}{R_{MIN} \cdot C_{VCO}}$$

Maximum oscillator frequency is set by R_{min} , Range & C_{VCO} . The maximum frequency is approximately given by the equation:

$$F_{MAX} \cong \frac{3.6}{(R_{MIN} // Range) \cdot C_{VCO}}$$


The Error Amplifier directly controls the oscillator frequency. E/A output low corresponds to minimum frequency and output high corresponds to maximum frequency. At the end of each oscillator cycle, the RC pin is discharged to one diode drop above ground. At the beginning of the oscillator cycle, $V(RC)$ is less than V_{th1} and so the output of the zero detect comparator is ignored. After $V(RC)$ exceeds V_{th1} , the one shot pulse will be terminated as soon as the zero pin falls below 0.5V or $V(RC)$ exceeds V_{th2} . The minimum one shot pulse width is approximately given by the equation:

$$Tp_{w(min)} \approx 0.3 R C.$$


The maximum pulse width is approximately given by:

$$Tp_{w(max)} \approx 1.2 R C.$$


STEERING LOGIC




The steering logic is configured on the UC1861,63 to result in dual non-overlapping square waves at outputs A & B. This is suited to drive dual switch ZVS systems.



The steering logic is configured on the UC1862,64 to result in inverted pulse trains occurring identically at both output pins. This is suited to drive single switch ZVS systems. Both outputs are available to drive the same MOSFET gate. It is advisable to join the pins with 0.5 ohm resistors.



The steering logic is configured on the UC1865,67 to result in alternating pulse trains at outputs A & B. This is suited to drive dual switch ZCS systems.



The steering logic is configured on the UC1866,68 to result in non-inverted pulse trains occurring identically at both output pins. This is suited to drive single switch ZCS systems. Both outputs are available to drive the same MOSFET gate. It is advisable to join the pins with 0.5 ohm resistors.

APPLICATION INFORMATION (cont.)




Figure 3. Current waveforms.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---|
| 5962-9203103Q2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9203103Q2A UC1863L/ 883B |
| 5962-9203103QEA | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9203103QE A UC1863J/883B |
| 5962-9203103V2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9203103V2A UC1863L QMLV |
| 5962-9203103V2A.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9203103V2A UC1863L QMLV |
| UC1863J | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | UC1863J |
| UC1863J.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | UC1863J |
| UC1863J883B | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9203103QE A UC1863J/883B |
| UC1863J883B.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9203103QE A UC1863J/883B |
| UC1863L | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | UC1863L |
| UC1863L.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | UC1863L |
| UC1863L883B | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9203103Q2A UC1863L/ 883B |
| UC1863L883B.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9203103Q2A UC1863L/ 883B |
| UC2861DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2861DW |

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|----------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| UC2861DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2861DW |
| UC2863DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2863DW |
| UC2863DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2863DW |
| UC2864DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2864DW |
| UC2864DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2864DW |
| UC3861DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3861DW |
| UC3861DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3861DW |
| UC3861DWG4 | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3861DW |
| UC3861N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3861N |
| UC3861N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3861N |
| UC3863DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3863DW |
| UC3863DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3863DW |
| UC3865DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3865DW |
| UC3865DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3865DW |
| UC3867DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3867DW |
| UC3867DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3867DW |
| UC3867DWTR | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3867DW |
| UC3867DWTR.A | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3867DW |
| UC3867N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3867N |
| UC3867N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3867N |
| UC3867NG4 | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3867N |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1863, UC1863-SP, UC3863 :



● Catalog : [UC3863](#), [UC1863](#)

● Military : [UC1863](#)

● Space : [UC1863-SP](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| UC3867DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC3867DWTR | SOIC | DW | 16 | 2000 | 353.0 | 353.0 | 32.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9203103Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9203103V2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9203103V2A.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| UC1863L | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| UC1863L.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| UC1863L883B | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| UC1863L883B.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| UC2861DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2861DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2863DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2863DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2864DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2864DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3861DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3861DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3861DWG4 | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3861N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3861N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3863DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3863DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3865DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3865DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3867DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3867DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3867N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3867N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3867NG4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025