SLUSCR9B June   2017  – December 2020 UCC28730-Q1

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Detailed Pin Description
        1. 7.3.1.1 VDD (Device Bias Voltage Supply)
        2. 7.3.1.2 GND (Ground)
        3. 7.3.1.3 HV (High Voltage Startup)
        4. 7.3.1.4 DRV (Gate Drive)
        5. 7.3.1.5 CBC (Cable Compensation)
        6. 7.3.1.6 VS (Voltage Sense)
        7. 7.3.1.7 CS (Current Sense)
      2. 7.3.2 Primary-Side Regulation (PSR)
      3. 7.3.3 Primary-Side Constant Voltage Regulation
      4. 7.3.4 Primary-Side Constant Current Regulation
      5. 7.3.5 Wake-Up Detection and Function
      6. 7.3.6 Valley-Switching and Valley-Skipping
      7. 7.3.7 Startup Operation
      8. 7.3.8 Fault Protection
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Stand-By Power Estimate
        2. 8.2.2.2 Input Bulk Capacitance and Minimum Bulk Voltage
        3. 8.2.2.3 Transformer Turns Ratio, Inductance, Primary-Peak Current
        4. 8.2.2.4 Transformer Parameter Verification
        5. 8.2.2.5 Output Capacitance
        6. 8.2.2.6 VDD Capacitance, CVDD
        7. 8.2.2.7 VS Resistor Divider, Line Compensation, and Cable Compensation
        8. 8.2.2.8 VS Wake-Up Detection
      3. 8.2.3 Application Curves
    3. 8.3 Do's and Don'ts
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Device Nomenclature
        1. 11.1.1.1  Capacitance Terms in Farads
        2. 11.1.1.2  Duty-Cycle Terms
        3. 11.1.1.3  Frequency Terms in Hertz
        4. 11.1.1.4  Current Terms in Amperes
        5. 11.1.1.5  Current and Voltage Scaling Terms
        6. 11.1.1.6  Transformer Terms
        7. 11.1.1.7  Power Terms in Watts
        8. 11.1.1.8  Resistance Terms in Ω
        9. 11.1.1.9  Timing Terms in Seconds
        10. 11.1.1.10 DC Voltage Terms in Volts
        11. 11.1.1.11 AC Voltage Terms in Volts
        12. 11.1.1.12 Efficiency Terms
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Transformer Turns Ratio, Inductance, Primary-Peak Current

The maximum primary-to-secondary turns ratio can be determined by the target maximum switching frequency at full load, the minimum input capacitor bulk voltage, and the estimated DCM quasi-resonant time.

First, determine the maximum duty cycle of the MOSFET based on the target maximum switching frequency, fMAX, the secondary conduction duty cycle, DMAGCC, and the DCM resonant period, tR. For tR, assume 2 µs (500-kHz resonant frequency), if you do not have an estimate from experience or previous designs. For the transition mode operation limit, the time interval from the end of the secondary current conduction to the first resonant valley of the VDS voltage is ½ of the DCM resonant period, or 1 µs assuming 500 kHz. Actual designs vary. DMAX can be determined using the equation below.

Equation 10. GUID-BBB56472-EB7E-4556-97EF-AD8D5B87F527-low.gif

DMAGCC is defined as the secondary diode conduction duty cycle during constant current, CC, operation. In the UCC28730-Q1, it is fixed internally at 0.432. Once DMAX is known, the ideal turns ratio of the primary-to-secondary windings can be determined with the equation below. The total voltage on the secondary winding needs to be determined, which is the total of VOCV, the secondary rectifier drop VF, and cable compensation voltage VOCBC, if used. For 5-V USB charger applications, for example, a turns ratio in the range of 13 to 15 is typically used.

Equation 11. GUID-9D6E6132-F2AF-4333-A210-05342367DA27-low.gif

The actual turns ratio depends on the actual number of turns on each of the transformer windings. Choosing NPS > NPS(ideal) results in an output power limit lower than (VOCV x IOCC) when operating at VIN(min), and line-frequency ripple may appear on VOUT. Choosing NPS < NPS(ideal) allows full-power regulation down to VIN(min), but increases conduction losses and the reverse voltage stress on the output rectifier.

Once the actual turns ratio is determined from a detailed transformer design, use this ratio for the following parameter calculations.

The UCC28730-Q1 constant-current regulation is achieved by maintaining a maximum DMAGCC duty cycle of 0.432 at the maximum primary current setting. The transformer turns ratio and constant-current regulating factor determine the current-sense resistor, RCS, for a regulated constant-current target, IOCC. Actual implementation of RCS may consist of multiple parallel resistors to meet power rating and accuracy requirements.

Since not all of the energy stored in the transformer is transferred to the secondary output, a transformer efficiency term, ηXFMR, is used to account for the core and winding loss ratio, leakage inductance loss ratio, and primary bias power ratio with respect to the rated output power. At full load, an overall transformer efficiency estimate of 0.91, for example, includes ~3% leakage inductance loss, ~5% core and winding loss, and ~1% bias power. Actual loss ratios may vary from this example.

Equation 12. GUID-8F1FC448-2687-4C11-98BB-A33AD678F9E1-low.gif

The primary-transformer inductance can be calculated using the standard energy storage equation for flyback transformers. Primary current, maximum switching frequency and output and transformer power losses are included in the equation below.

Initially, determine the transformer peak primary current, IPP(max).

Peak-primary current is simply the maximum current-sense threshold divided by the current-sense resistance.

Equation 13. GUID-34418D0D-C20B-40D7-B0C3-B108FAC59B40-low.gif

Then, calculate the primary inductance of the transformer, LP.

Equation 14. GUID-6AD8E05E-758F-4D2A-AB46-945AA158E592-low.gif

The auxiliary winding to secondary winding turns ratio, NAS, is determined by the lowest target operating output voltage in constant current regulation, the VDD turn-off threshold of the UCC28730-Q1, and the forward diode drops in the respective winding networks.

Equation 15. GUID-FF44B2CB-77AC-45C7-8AF6-A4950C98219D-low.gif

There is additional energy supplied to VDD from the transformer leakage inductance energy which may allow a lower turns ratio to be used in many designs.