JAJSEY1E April 2019 – February 2023 ADC12DJ5200RF
PRODUCTION DATA
This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.