JAJSI11B October   2019  – February 2021 ADS131M08

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Timing Diagrams
    9. 6.9 Typical Characteristics
  7. Parameter Measurement Information
    1. 7.1 Noise Measurements
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Input ESD Protection Circuitry
      2. 8.3.2  Input Multiplexer
      3. 8.3.3  Programmable Gain Amplifier (PGA)
      4. 8.3.4  Voltage Reference
      5. 8.3.5  Clocking and Power Modes
      6. 8.3.6  ΔΣ Modulator
      7. 8.3.7  Digital Filter
        1. 8.3.7.1 Digital Filter Implementation
          1. 8.3.7.1.1 Fast-Settling Filter
          2. 8.3.7.1.2 SINC3 and SINC3 + SINC1 Filter
        2. 8.3.7.2 Digital Filter Characteristic
      8. 8.3.8  DC Block Filter
      9. 8.3.9  Internal Test Signals
      10. 8.3.10 Channel Phase Calibration
      11. 8.3.11 Calibration Registers
      12. 8.3.12 Communication Cyclic Redundancy Check (CRC)
      13. 8.3.13 Register Map CRC
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-Up and Reset
        1. 8.4.1.1 Power-On Reset
        2. 8.4.1.2 SYNC/RESET Pin
        3. 8.4.1.3 RESET Command
      2. 8.4.2 Fast Startup Behavior
      3. 8.4.3 Conversion Modes
        1. 8.4.3.1 Continuous-Conversion Mode
        2. 8.4.3.2 Global-Chop Mode
      4. 8.4.4 Power Modes
      5. 8.4.5 Standby Mode
      6. 8.4.6 Current-Detect Mode
    5. 8.5 Programming
      1. 8.5.1 Interface
        1. 8.5.1.1  Chip Select (CS)
        2. 8.5.1.2  Serial Data Clock (SCLK)
        3. 8.5.1.3  Serial Data Input (DIN)
        4. 8.5.1.4  Serial Data Output (DOUT)
        5. 8.5.1.5  Data Ready (DRDY)
        6. 8.5.1.6  Conversion Synchronization or System Reset (SYNC/RESET)
        7. 8.5.1.7  SPI Communication Frames
        8. 8.5.1.8  SPI Communication Words
        9. 8.5.1.9  ADC Conversion Data
          1. 8.5.1.9.1 Collecting Data for the First Time or After a Pause in Data Collection
        10. 8.5.1.10 Commands
          1. 8.5.1.10.1 NULL (0000 0000 0000 0000)
          2. 8.5.1.10.2 RESET (0000 0000 0001 0001)
          3. 8.5.1.10.3 STANDBY (0000 0000 0010 0010)
          4. 8.5.1.10.4 WAKEUP (0000 0000 0011 0011)
          5. 8.5.1.10.5 LOCK (0000 0101 0101 0101)
          6. 8.5.1.10.6 UNLOCK (0000 0110 0110 0110)
          7. 8.5.1.10.7 RREG (101a aaaa annn nnnn)
            1. 8.5.1.10.7.1 Reading a Single Register
            2. 8.5.1.10.7.2 Reading Multiple Registers
          8. 8.5.1.10.8 WREG (011a aaaa annn nnnn)
        11. 8.5.1.11 Short SPI Frames
      2. 8.5.2 Synchronization
    6. 8.6 Registers
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Unused Inputs and Outputs
      2. 9.1.2 Antialiasing
      3. 9.1.3 Minimum Interface Connections
      4. 9.1.4 Power Metrology Applications
      5. 9.1.5 Multiple Device Configuration
      6. 9.1.6 Code Example
      7. 9.1.7 Troubleshooting
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Voltage Measurement Front-End
        2. 9.2.2.2 Current Measurement Front-End
        3. 9.2.2.3 ADC Setup
        4. 9.2.2.4 Calibration
        5. 9.2.2.5 Formulae
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 CAP Pin Behavior
    2. 10.2 Power-Supply Sequencing
    3. 10.3 Power-Supply Decoupling
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 ドキュメントの更新通知を受け取る方法
    3. 12.3 サポート・リソース
    4. 12.4 Trademarks
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 用語集
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Registers

Table 8-12 lists the ADS131M08 registers. All register offset addresses not listed in Table 8-12 should be considered as reserved locations and the register contents should not be modified.

Table 8-12 Register Map
ADDRESS REGISTER RESET VALUE BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
DEVICE SETTINGS AND INDICATORS (Read-Only Registers)
00h ID 28xxh RESERVED CHANCNT[3:0]
RESERVED
01h STATUS 0500h LOCK F_RESYNC REG_MAP CRC_ERR CRC_TYPE RESET WLENGTH[1:0]
DRDY7 DRDY6 DRDY5 DRDY4 DRDY3 DRDY2 DRDY1 DRDY0
GLOBAL SETTINGS ACROSS CHANNELS
02h MODE 0510h RESERVED REGCRC_EN RX_CRC_EN CRC_TYPE RESET WLENGTH[1:0]
RESERVED TIMEOUT DRDY_SEL[1:0] DRDY_HiZ DRDY_FMT
03h CLOCK FF0Eh CH7_EN CH6_EN CH5_EN CH4_EN CH3_EN CH2_EN CH1_EN CH0_EN
RESERVED OSR[2:0] PWR[1:0]
04h GAIN1 0000h RESERVED PGAGAIN3[2:0] RESERVED PGAGAIN2[2:0]
RESERVED PGAGAIN1[2:0] RESERVED PGAGAIN0[2:0]
05h GAIN2 0000h RESERVED PGAGAIN7[2:0] RESERVED PGAGAIN6[2:0]
RESERVED PGAGAIN5[2:0] RESERVED PGAGAIN4[2:0]
06h CFG 0600h RESERVED GC_DLY[3:0] GC_EN
CD_ALLCH CD_NUM[2:0] CD_LEN[2:0] CD_EN
07h THRSHLD_MSB 0000h CD_TH_MSB[15:8]
CD_TH_MSB[7:0]
08h THRSHLD_LSB 0000h RESERVED DCBLOCK[3:0]
CHANNEL-SPECIFIC SETTINGS
09h CH0_CFG 0000h PHASE0[9:2]
PHASE0[1:0] RESERVED DCBLK0_DIS0 MUX0[1:0]
0Ah CH0_OCAL_MSB 0000h OCAL0_MSB[15:8]
OCAL0_MSB[7:0]
0Bh CH0_OCAL_LSB 0000h OCAL0_LSB[7:0]
RESERVED
0Ch CH0_GCAL_MSB 8000h GCAL0_MSB[15:8]
GCAL0_MSB[7:0]
0Dh CH0_GCAL_LSB 0000h GCAL0_LSB[7:0]
RESERVED
0Eh CH1_CFG 0000h PHASE1[9:2]
PHASE1[1:0] RESERVED DCBLK1_DIS0 MUX1[1:0]
0Fh CH1_OCAL_MSB 0000h OCAL1_MSB[15:8]
OCAL1_MSB[7:0]
10h CH1_OCAL_LSB 0000h OCAL1_LSB[7:0]
RESERVED
11h CH1_GCAL_MSB 8000h GCAL1_MSB[15:8]
GCAL1_MSB[7:0]
12h CH1_GCAL_LSB 0000h GCAL1_LSB[7:0]
RESERVED
13h CH2_CFG 0000h PHASE2[9:2]
PHASE2[1:0] RESERVED DCBLK2_DIS0 MUX2[1:0]
14h CH2_OCAL_MSB 0000h OCAL2_MSB[15:8]
OCAL2_MSB[7:0]
15h CH2_OCAL_LSB 0000h OCAL2_LSB[7:0]
RESERVED
16h CH2_GCAL_MSB 8000h GCAL2_MSB[15:8]
GCAL2_MSB[7:0]
17h CH2_GCAL_LSB 0000h GCAL2_LSB[7:0]
RESERVED
18h CH3_CFG 0000h PHASE3[9:2]
PHASE3[1:0] RESERVED DCBLK3_DIS0 MUX3[1:0]
19h CH3_OCAL_MSB 0000h OCAL3_MSB[15:8]
OCAL3_MSB[7:0]
1Ah CH3_OCAL_LSB 0000h OCAL3_LSB[7:0]
RESERVED
1Bh CH3_GCAL_MSB 8000h GCAL3_MSB[15:8]
GCAL3_MSB[7:0]
1Ch CH3_GCAL_LSB 0000h GCAL3_LSB[7:0]
RESERVED
1Dh CH4_CFG 0000h PHASE4[9:2]
PHASE4[1:0] RESERVED DCBLK4_DIS0 MUX4[1:0]
1Eh CH4_OCAL_MSB 0000h OCAL4_MSB[15:8]
OCAL4_MSB[7:0]
1Fh CH4_OCAL_LSB 0000h OCAL4_LSB[7:0]
RESERVED
20h CH4_GCAL_MSB 8000h GCAL4_MSB[15:8]
GCAL4_MSB[7:0]
21h CH4_GCAL_LSB 0000h GCAL4_LSB[7:0]
RESERVED
22h CH5_CFG 0000h PHASE5[9:2]
PHASE5[1:0] RESERVED DCBLK5_DIS0 MUX5[1:0]
23h CH5_OCAL_MSB 0000h OCAL5_MSB[15:8]
OCAL5_MSB[7:0]
24h CH5_OCAL_LSB 0000h OCAL5_LSB[7:0]
RESERVED
25h CH5_GCAL_MSB 8000h GCAL5_MSB[15:8]
GCAL5_MSB[7:0]
26h CH5_GCAL_LSB 0000h GCAL5_LSB[7:0]
RESERVED
27h CH6_CFG 0000h PHASE6[9:2]
PHASE6[1:0] RESERVED DCBLK6_DIS0 MUX6[1:0]
28h CH6_OCAL_MSB 0000h OCAL6_MSB[15:8]
OCAL6_MSB[7:0]
29h CH6_OCAL_LSB 0000h OCAL6_LSB[7:0]
RESERVED
2Ah CH6_GCAL_MSB 8000h GCAL6_MSB[15:8]
GCAL6_MSB[7:0]
2Bh CH6_GCAL_LSB 0000h GCAL6_LSB[7:0]
RESERVED
2Ch CH7_CFG 0000h PHASE7[9:2]
PHASE7[1:0] RESERVED DCBLK7_DIS0 MUX7[1:0]
2Dh CH7_OCAL_MSB 0000h OCAL7_MSB[15:8]
OCAL7_MSB[7:0]
2Eh CH7_OCAL_LSB 0000h OCAL7_LSB[7:0]
RESERVED
2Fh CH7_GCAL_MSB 8000h GCAL7_MSB[15:8]
GCAL7_MSB[7:0]
30h CH7_GCAL_LSB 0000h GCAL7_LSB[7:0]
RESERVED
3Eh REGMAP_CRC 0000h REG_CRC[7:0]
3Fh RESERVED 0000h RESERVED
RESERVED

Complex bit access types are encoded to fit into small table cells. Table 8-13 shows the codes that are used for access types in this section.

Table 8-13 Access Type Codes
Access Type Code Description
Read Type
R R Read
Write Type
W W Write
Reset or Default Value
-n Value after reset or the default value

8.6.1 ID Register (Address = 00h) [reset = 28xxh]

The ID register is shown in Figure 8-26 and described in Table 8-14.

Return to the Summary Table.

Figure 8-26 ID Register
15141312111098
RESERVEDCHANCNT[3:0]
R-0010bR-1000b
76543210
RESERVED
R-xxxxxxxxb
Table 8-14 ID Register Field Descriptions
BitFieldTypeResetDescription
15:12RESERVEDR0010b

Reserved
always reads 0010b.

11:8CHANCNT[3:0]R1000b

Channel count

always reads 1000b.
7:0RESERVEDRxxxxxxxxb

Reserved
Values are subject to change without notice

8.6.2 STATUS Register (Address = 01h) [reset = 0500h]

The STATUS register is shown in Figure 8-27 and described in Table 8-15.

Return to the Summary Table.

Figure 8-27 STATUS Register
15141312111098
LOCKF_RESYNCREG_MAPCRC_ERRCRC_TYPERESETWLENGTH[1:0]
R-0bR-0bR-0bR-0bR-0bR-1bR-01b
76543210
DRDY7DRDY6DRDY5DRDY4DRDY3DRDY2DRDY1DRDY0
R-0bR-0bR-0bR-0bR-0bR-0bR-0bR-0b
Table 8-15 STATUS Register Field Descriptions
BitFieldTypeResetDescription
15LOCKR0b

SPI interface lock indicator

0b = Unlocked (default)

1b = Locked

14F_RESYNCR0b

ADC resynchronization indicator.
Bit is set each time the ADC resynchronizes.

0b = No resynchronization (default)

1b = Resynchronization occurred

13REG_MAPR0b

Register map CRC fault indicator

0b = No change in the register map CRC (default)

1b = Register map CRC changed

12CRC_ERRR0b

SPI input CRC error indicator

0b = No CRC error (default)

1b = Input CRC error occured

11CRC_TYPER0b

CRC type

0b = 16 bit CCITT (default)

1b = 16 bit ANSI

10RESETR1b

Reset status

0b = Not reset

1b = Reset occured (default)

9:8WLENGTH[1:0]R01b

Data word length

00b = 16 bit

01b = 24 bits (default)

10b = 32 bits - zero padding

11b = 32 bits - sign extension for 24 bit ADC data

7DRDY7R0b

Channel 7 ADC data available indicator

0b = No new data available

1b = New data are available

6DRDY6R0b

Channel 6 ADC data available indicator

0b = No new data available

1b = New data are available

5DRDY5R0b

Channel 5 ADC data available indicator

0b = No new data available

1b = New data are available

4DRDY4R0b

Channel 4 ADC data available indicator

0b = No new data available

1b = New data are available

3DRDY3R0b

Channel 3 ADC data available indicator

0b = No new data available

1b = New data are available

2DRDY2R0b

Channel 2 ADC data available indicator

0b = No new data available

1b = New data are available

1DRDY1R0b

Channel 1 ADC data available indicator

0b = No new data available

1b = New data are available

0DRDY0R0b

Channel 0 ADC data available indicator

0b = No new data available

1b = New data are available

8.6.3 MODE Register (Address = 02h) [reset = 0510h]

The MODE register is shown in Figure 8-28 and described in Table 8-16.

Return to the Summary Table.

Figure 8-28 MODE Register
15141312111098
RESERVEDREG_CRC_ENRX_CRC_ENCRC_TYPERESETWLENGTH[1:0]
R/W-00bR/W-0bR/W-0bR/W-0bR/W-1bR/W-01b
76543210
RESERVEDTIMEOUTDRDY_SEL[1:0]DRDY_HiZDRDY_FMT
R/W-000bR/W-1bR/W-00bR/W-0bR/W-0b
Table 8-16 MODE Register Field Descriptions
BitFieldTypeResetDescription
15:14RESERVEDR/W00b

Reserved
always reads 00b

13REG_CRC_ENR/W0b

Register Map CRC enable

0b = Disabled (default)

1b = Enabled

12RX_CRC_ENR/W0b

SPI input CRC enable

0b = Disabled (default)

1b = Enabled

11CRC_TYPER/W0b

SPI and register map CRC type

0b = 16-bit CCITT (default)

1b = 16-bit ANSI

10RESETR/W1b

Reset
write 0b to clear this bit in the STATUS register

0b = No reset

1b = Reset happened (default by definition)

9:8WLENGTH[1:0]R/W01b

Data word length selection

00b = 16 bits

01b = 24 bits (default)

10b = 32 bits: LSB zero padding

11b = 32 bits: MSB sign extension

7:5RESERVEDR/W000b

Reserved
always write 000b

4TIMEOUTR/W1b

SPI Timeout enable

0b = Disabled

1b = Enabled (default)

3:2DRDY_SEL[1:0]R/W00b

DRDY pin signal source selection

00b = Most lagging enabled channel (default)

01b = Logic OR of all the enabled channels

10b = Most leading enabled channel

11b = Most leading enabled channel

1DRDY_HiZR/W0b

DRDY pin state when conversion data is not available

0b = Logic high (default)

1b = High impedance

0DRDY_FMTR/W0b

DRDY signal format when conversion data is available

0b = Logic low (default)

1b = Low pulse with a fixed duration

8.6.4 CLOCK Register (Address = 03h) [reset = FF0Eh]

The CLOCK register is shown in Figure 8-29 and described in Table 8-17.

Return to the Summary Table.

Figure 8-29 CLOCK Register
15141312111098
CH7_ENCH6_ENCH5_ENCH4_ENCH3_ENCH2_ENCH1_ENCH0_EN
R/W-1bR/W-1bR/W-1bR/W-1bR/W-1bR/W-1bR/W-1bR/W-1b
76543210
XTAL_DISEXTREF_ENRESERVEDOSR[2:0]PWR
R/W-0bR/W-0bR/W-0bR/W-011bR/W-10b
Table 8-17 CLOCK Register Field Descriptions
BitFieldTypeResetDescription
15CH7_ENR/W1b

Channel 7 ADC enable

0b = Disabled

1b = Enabled (default)

14CH6_ENR/W1b

Channel 6 ADC enable

0b = Disabled

1b = Enabled (default)

13CH5_ENR/W1b

Channel 5 ADC enable

0b = Disabled

1b = Enabled (default)

12CH4_ENR/W1b

Channel 4 ADC enable

0b = Disabled

1b = Enabled (default)

11CH3_ENR/W1b

Channel 3 ADC enable

0b = Disabled

1b = Enabled (default)

10CH2_ENR/W1b

Channel 2 ADC enable

0b = Disabled

1b = Enabled (default)

9CH1_ENR/W1b

Channel 1 ADC enable

0b = Disabled

1b = Enabled (default)

8CH0_ENR/W1b

Channel 0 ADC enable

0b = Disabled

1b = Enabled (default)

7XTAL_DISR/W0b

Crystal oscillator disable

0b = Enabled (default)

1b = Disabled

6EXTREF_ENR/W0b

External reference enable

0b = Disabled (default)

1b = Enabled

5RESERVEDR/W0b

Reserved
always write 0b

4:2OSR[2:0]R/W011b

Modulator oversampling ratio selection

000b = 128

001b = 256

010b = 512

011b = 1024 (default)

100b = 2048

101b = 4096

110b = 8192

111b = 16256

1:0PWRR/W10b

Power mode selection

00b = Very-low-power

01b = Low-power

10b = High-resolution (default)

11b = High-resolution

8.6.5 GAIN1 Register (Address = 4h) [reset = 0000h]

The GAIN1 register is shown in Figure 8-30 and described in Table 8-18.

Return to the Summary Table.

Figure 8-30 GAIN1 Register
15141312111098
RESERVEDPGAGAIN3[2:0]RESERVEDPGAGAIN2[2:0]
R/W-0bR/W-000bR/W-0bR/W-000b
76543210
RESERVEDPGAGAIN1[2:0]RESERVEDPGAGAIN0[2:0]
R/W-0bR/W-000bR/W-0bR/W-000b
Table 8-18 GAIN1 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR/W0b

Reserved
always write 0b

14:12PGAGAIN3[2:0]R/W000b

PGA gain selection for channel 3

000b = 1 (default)

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

11RESERVEDR/W0b

Reserved
always write 0b

10:8PGAGAIN2[2:0]R/W000b

PGA gain selection for channel 2

000b = 1 (default)

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

7RESERVEDR/W0b

Reserved
always write 0b

6:4PGAGAIN1[2:0]R/W000b

PGA gain selection for channel 1

000b = 1 (default)

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

3RESERVEDR/W0b

Reserved
always write 0b

2:0PGAGAIN0[2:0]R/W000b

PGA gain selection for channel 0

000b = 1 (default)

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

8.6.6 GAIN2 Register (Address = 5h) [reset = 0000h]

The GAIN2 register is shown in Figure 8-31 and described in Table 8-19.

Return to the Summary Table.

Figure 8-31 GAIN2 Register
15141312111098
RESERVEDPGAGAIN7[2:0]RESERVEDPGAGAIN6[2:0]
R-0bR/W-000bR-0bR/W-000b
76543210
RESERVEDPGAGAIN5[2:0]RESERVEDPGAGAIN4[2:0]
R/W-0bR/W-000bR/W-0bR/W-000b
Table 8-19 GAIN2 Register Field Descriptions
BitFieldTypeResetDescription
15RESERVEDR/W0b

Reserved
always write 0b

14:12PGAGAIN7[2:0]R/W000b

PGA gain selection for channel 7

000b = 1

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

11RESERVEDR/W0b

Reserved
always write 0b

10:8PGAGAIN6[2:0]R/W000b

PGA gain selection for channel 6

000b = 1

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

7RESERVEDR/W0b

Reserved
always write 0b

6:4PGAGAIN5[2:0]R/W000b

PGA gain selection for channel 5

000b = 1

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b =128

3RESERVEDR/W0b

Reserved
always write 0b

2:0PGAGAIN4[2:0]R/W000b

PGA gain selection for channel 4

000b = 1

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

8.6.7 CFG Register (Address = 06h) [reset = 0600h]

The CFG register is shown in Figure 8-32 and described in Table 8-20.

Return to the Summary Table.

Figure 8-32 CFG Register
15141312111098
RESERVEDGC_DLY[3:0]GC_EN
R/W-000bR/W-0011bR/W-0b
76543210
CD_ALLCHCD_NUM[2:0]CD_LEN[2:0]CD_EN
R/W-0bR/W-000bR/W-000bR/W-0b
Table 8-20 CFG Register Field Descriptions
BitFieldTypeResetDescription
15:13RESERVEDR/W000b

Reserved
always write 000b

12:9GC_DLY[3:0]R/W0011b

Global-chop delay selection
Delay in modulator clock periods before measurement begins

0000b = 2

0001b = 4

0010b = 8

0011b = 16 (default)

0100b = 32

0101b = 64

0110b = 128

0111b = 256

1000b = 512

1001b = 1024

1010b = 2048

1011b = 4096

1100b = 8192

1101b = 16384

1110b = 32768

1111b = 65536

8GC_ENR/W0b

Global-chop enable

0b = Disabled (default)

1b = Enabled

7CD_ALLCHR/W0b

Current-detect channels selection
Channels required to trigger current-detect

0b = Any channel (default)

1b = All channels

6:4CD_NUM[2:0]R/W000b

Number of current-detect exceeded thresholds selection
Number of current-detect exceeded thresholds to trigger a detection

000b = 1 (default)

001b = 2

010b = 4

011b = 8

100b = 16

101b = 32

110b = 64

111b = 128

3:1CD_LEN[2:0]R/W000b

Current-detect measurement length selection
Current-detect measurement length in conversion periods

000b = 128 (default)

001b = 256

010b = 512

011b = 768

100b = 1280

101b = 1792

110b = 2560

111b = 3584

0CD_ENR/W0b

Current-detect mode enable

0b = Disabled (default)

1b = Enabled

8.6.8 THRSHLD_MSB Register (Address = 07h) [reset = 0000h]

The THRSHLD_MSB register is shown in Figure 8-33 and described in Table 8-21.

Return to the Summary Table.

Figure 8-33 THRSHLD_MSB Register
15141312111098
CD_TH_MSB[23:16]
R/W-0000000000000000b
76543210
CD_TH_MSB[15:8]
R/W-0000000000000000b
Table 8-21 THRSHLD_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0CD_TH_MSB[23:8]R/W00000000
00000000b

Current-detect mode threshold register bits [23:8].
Value provided in two's complement format.

8.6.9 THRSHLD_LSB Register (Address = 08h) [reset = 0000h]

The THRSHLD_LSB register is shown in Figure 8-34 and described in Table 8-22.

Return to the Summary Table.

Figure 8-34 THRSHLD_LSB Register
15141312111098
CD_TH_LSB[7:0]
R/W-00000000b
76543210
RESERVEDDCBLOCK[3:0]
R-0000bR/W-0000b
Table 8-22 THRSHLD_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8CD_TH_LSB[7:0]R/W00000000b

Current-detect mode threshold register bits [7:0]
Value provided in two's complement format

7:4RESERVEDR0000b

Reserved
always reads 0000b

3:0DCBLOCK[3:0]R/W0000b

DC Block filter setting
See Table 8-4 for details

8.6.10 CH0_CFG Register (Address = 09h) [reset = 0000h]

The CH0_CFG register is shown in Figure 8-35 and described in Table 8-23.

Return to the Summary Table.

Figure 8-35 CH0_CFG Register
15141312111098
PHASE0[9:2]
R/W-0000000000b
76543210
PHASE0[1:0]RESERVEDDCBLK0_DISMUX0[1:0]
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-23 CH0_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE0[9:0]R/W0000000000b

Channel 0 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK0_DISR/W0b

Channel 0 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX0[1:0]R/W00b

Channel 0 input selection

00b = AIN0P and AIN0N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.11 CH0_OCAL_MSB Register (Address = 0Ah) [reset = 0000h]

The CH0_OCAL_MSB register is shown in Figure 8-36 and described in Table 8-24.

Return to the Summary Table.

Figure 8-36 CH0_OCAL_MSB Register
15141312111098
OCAL0_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL0_MSB[7:0]
R/W-0000000000000000b
Table 8-24 CH0_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL0_MSB[15:0]R/W00000000
00000000b

Channel 0 offset calibration register bits [23:8].
Value provided in two's complement format.

8.6.12 CH0_OCAL_LSB Register (Address = 0Bh) [reset = 0000h]

The CH0_OCAL_LSB register is shown in Figure 8-37 and described in Table 8-25.

Return to the Summary Table.

Figure 8-37 CH0_OCAL_LSB Register
15141312111098
OCAL0_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-25 CH0_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL0_LSB[7:0]R/W00000000b

Channel 0 offset calibration register bits [7:0].
Value provided in two's complement format.

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.13 CH0_GCAL_MSB Register (Address = 0Ch) [reset = 8000h]

The CH0_GCAL_MSB register is shown in Figure 8-38 and described in Table 8-26.

Return to the Summary Table.

Figure 8-38 CH0_GCAL_MSB Register
15141312111098
GCAL0_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL0_MSB[7:0]
R/W-1000000000000000b
Table 8-26 CH0_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL0_MSBR/W1000000000000000b

Channel 0 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.14 CH0_GCAL_LSB Register (Address = 0Dh) [reset = 0000h]

The CH0_GCAL_LSB register is shown in Figure 8-39 and described in Table 8-27.

Return to the Summary Table.

Figure 8-39 CH0_GCAL_LSB Register
15141312111098
GCAL0_LSB
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-27 CH0_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL0_LSB[7:0]R/W00000000b

Channel 0 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.15 CH1_CFG Register (Address = 0Eh) [reset = 0000h]

The CH1_CFG register is shown in Figure 8-40 and described in Table 8-28.

Return to the Summary Table.

Figure 8-40 CH1_CFG Register
15141312111098
PHASE1[9:2]
R/W-0000000000b
76543210
PHASE1[1:0]RESERVEDDCBLK1_DISMUX1
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-28 CH1_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE1[9:0]R/W0000000000b

Channel 1 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK1_DISR/W0b

Channel 1 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX1R/W00b

Channel 1 input selection

00b = AIN1P and AIN1N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.16 CH1_OCAL_MSB Register (Address = 0Fh) [reset = 0000h]

The CH1_OCAL_MSB register is shown in Figure 8-41 and described in Table 8-29.

Return to the Summary Table.

Figure 8-41 CH1_OCAL_MSB Register
15141312111098
OCAL1_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL1_MSB[7:0]
R/W-0000000000000000b
Table 8-29 CH1_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL1_MSB[15:0]R/W00000000
00000000b

Channel 1 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.17 CH1_OCAL_LSB Register (Address = 10h) [reset = 0000h]

The CH1_OCAL_LSB register is shown in Figure 8-42 and described in Table 8-30.

Return to the Summary Table.

Figure 8-42 CH1_OCAL_LSB Register
15141312111098
OCAL1_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-30 CH1_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL1_LSB[7:0]R/W00000000b

Channel 1 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.18 CH1_GCAL_MSB Register (Address = 11h) [reset = 8000h]

The CH1_GCAL_MSB register is shown in Figure 8-43 and described in Table 8-31.

Return to the Summary Table.

Figure 8-43 CH1_GCAL_MSB Register
15141312111098
GCAL1_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL1_MSB[7:0]
R/W-1000000000000000b
Table 8-31 CH1_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL1_MSB[15:0]R/W1000000000000000b

Channel 1 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1)/224

8.6.19 CH1_GCAL_LSB Register (Address = 12h) [reset = 0000h]

The CH1_GCAL_LSB register is shown in Figure 8-44 and described in Table 8-32.

Return to the Summary Table.

Figure 8-44 CH1_GCAL_LSB Register
15141312111098
GCAL1_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-32 CH1_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL1_LSB[7:0]R/W00000000b

Channel 1 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.20 CH2_CFG Register (Address = 13h) [reset = 0000h]

The CH2_CFG register is shown in Figure 8-45 and described in Table 8-33.

Return to the Summary Table.

Figure 8-45 CH2_CFG Register
15141312111098
PHASE2[9:2]
R/W-0000000000b
76543210
PHASE2[1:0]RESERVEDDCBLK2_DISMUX2
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-33 CH2_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE2[9:0]R/W0000000000b

Channel 2 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK2_DISR/W0b

Channel 2 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX2R/W00b

Channel 2 input selection

00b = AIN2P and AIN2N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.21 CH2_OCAL_MSB Register (Address = 14h) [reset = 0000h]

The CH2_OCAL_MSB register is shown in Figure 8-46 and described in Table 8-34.

Return to the Summary Table.

Figure 8-46 CH2_OCAL_MSB Register
15141312111098
OCAL2_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL2_MSB[7:0]
R/W-0000000000000000b
Table 8-34 CH2_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL2_MSB[15:0]R/W00000000
00000000b

Channel 2 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.22 CH2_OCAL_LSB Register (Address = 15h) [reset = 0000h]

The CH2_OCAL_LSB register is shown in Figure 8-47 and described in Table 8-35.

Return to the Summary Table.

Figure 8-47 CH2_OCAL_LSB Register
15141312111098
OCAL2_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-35 CH2_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL2_LSB[7:0]R/W00000000b

Channel 2 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.23 CH2_GCAL_MSB Register (Address = 16h) [reset = 8000h]

The CH2_GCAL_MSB register is shown in Figure 8-48 and described in Table 8-36.

Return to the Summary Table.

Figure 8-48 CH2_GCAL_MSB Register
15141312111098
GCAL2_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL2_MSB[7:0]
R/W-1000000000000000b
Table 8-36 CH2_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL2_MSB[15:0]R/W1000000000000000b

Channel 2 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.24 CH2_GCAL_LSB Register (Address = 17h) [reset = 0000h]

The CH2_GCAL_LSB register is shown in Figure 8-49 and described in Table 8-37.

Return to the Summary Table.

Figure 8-49 CH2_GCAL_LSB Register
15141312111098
GCAL2_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-37 CH2_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL2_LSB[7:0]R/W00000000b

Channel 2 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.25 CH3_CFG Register (Address = 18h) [reset = 0000h]

The CH3_CFG register is shown in Figure 8-50 and described in Table 8-38.

Return to the Summary Table.

Figure 8-50 CH3_CFG Register
15141312111098
PHASE3[9:2]
R/W-0000000000b
76543210
PHASE3[1:0]RESERVEDDCBLK3_DISMUX3
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-38 CH3_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE3[9:0]R/W0000000000b

Channel 3 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 00000000b

2DCBLK3_DISR/W0b

Channel 3 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX3R/W00b

Channel 3 input selection

00b = AIN3P and AIN3N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.26 CH3_OCAL_MSB Register (Address = 19h) [reset = 0000h]

The CH3_OCAL_MSB register is shown in Figure 8-51 and described in Table 8-39.

Return to the Summary Table.

Figure 8-51 CH3_OCAL_MSB Register
15141312111098
OCAL3_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL3_MSB[7:0]
R/W-0000000000000000b
Table 8-39 CH3_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL3_MSB[15:0]R/W00000000
00000000b

Channel 3 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.27 CH3_OCAL_LSB Register (Address = 1Ah) [reset = 0000h]

The CH3_OCAL_LSB register is shown in Figure 8-52 and described in Table 8-40.

Return to the Summary Table.

Figure 8-52 CH3_OCAL_LSB Register
15141312111098
OCAL3_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-40 CH3_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL3_LSB[7:0]R/W00000000b

Channel 3 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.28 CH3_GCAL_MSB Register (Address = 1Bh) [reset = 8000h]

The CH3_GCAL_MSB register is shown in Figure 8-53 and described in Table 8-41.

Return to the Summary Table.

Figure 8-53 CH3_GCAL_MSB Register
15141312111098
GCAL3_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL3_MSB[7:0]
R/W-1000000000000000b
Table 8-41 CH3_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL3_MSB[15:0]R/W1000000000000000b

Channel 3 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.29 CH3_GCAL_LSB Register (Address = 1Ch) [reset = 0000h]

The CH3_GCAL_LSB register is shown in Figure 8-54 and described in Table 8-42.

Return to the Summary Table.

Figure 8-54 CH3_GCAL_LSB Register
15141312111098
GCAL3_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-42 CH3_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL3_LSB[7:0]R/W00000000b

Channel 3 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.30 CH4_CFG Register (Address = 1Dh) [reset = 0000h]

The CH4_CFG register is shown in Figure 8-55 and described in Table 8-43.

Return to the Summary Table.

Figure 8-55 CH4_CFG Register
15141312111098
PHASE4[9:2]
R/W-0000000000b
76543210
PHASE4[1:0]RESERVEDDCBLK4_DISMUX4
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-43 CH4_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE4[9:0]R/W0000000000b

Channel 4 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK4_DISR/W0b

Channel 4 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX4R/W00b

Channel 4 input selection

00b = AIN4P and AIN4N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.31 CH4_OCAL_MSB Register (Address = 1Eh) [reset = 0000h]

The CH4_OCAL_MSB register is shown in Figure 8-56 and described in Table 8-44.

Return to the Summary Table.

Figure 8-56 CH4_OCAL_MSB Register
15141312111098
OCAL4_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL4_MSB[7:0]
R/W-0000000000000000b
Table 8-44 CH4_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL4_MSB[15:0]R/W00000000
00000000b

Channel 4 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.32 CH4_OCAL_LSB Register (Address = 1Fh) [reset = 0000h]

The CH4_OCAL_LSB register is shown in Figure 8-57 and described in Table 8-45.

Return to the Summary Table.

Figure 8-57 CH4_OCAL_LSB Register
15141312111098
OCAL4_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-45 CH4_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL4_LSB[7:0]R/W00000000b

Channel 4 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.33 CH4_GCAL_MSB Register (Address = 20h) [reset = 8000h]

The CH4_GCAL_MSB register is shown in Figure 8-58 and described in Table 8-46.

Return to the Summary Table.

Figure 8-58 CH4_GCAL_MSB Register
15141312111098
GCAL4_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL4_MSB[7:0]
R/W-1000000000000000b
Table 8-46 CH4_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL4_MSB[15:0]R/W1000000000000000b

Channel 4 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.34 CH4_GCAL_LSB Register (Address = 21h) [reset = 0000h]

The CH4_GCAL_LSB register is shown in Figure 8-59 and described in Table 8-47.

Return to the Summary Table.

Figure 8-59 CH4_GCAL_LSB Register
15141312111098
GCAL4_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-47 CH4_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL4_LSB[7:0]R/W00000000b

Channel 4 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.35 CH5_CFG Register (Address = 22h) [reset = 0000h]

The CH5_CFG register is shown in Figure 8-60 and described in Table 8-48.

Return to the Summary Table.

Figure 8-60 CH5_CFG Register
15141312111098
PHASE5[9:2]
R/W-0000000000b
76543210
PHASE5[1:0]RESERVEDDCBLK5_DISMUX5
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-48 CH5_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE5[9:0]R/W0000000000b

Channel 5 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK5_DISR/W0b

Channel 5 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX5R/W00b

Channel 5 put selection

00b = AIN5P and AIN5N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.36 CH5_OCAL_MSB Register (Address = 23h) [reset = 0000h]

CH5_OCAL_MSB is shown in Figure 8-61 and described in Table 8-49.

Return to the Summary Table.

Figure 8-61 CH5_OCAL_MSB Register
15141312111098
OCAL5_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL5_MSB[7:0]
R/W-0000000000000000b
Table 8-49 CH5_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL5_MSB[15:0]R/W00000000
00000000b

Channel 5 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.37 CH5_OCAL_LSB Register (Address = 24h) [reset = 0000h]

The CH5_OCAL_LSB register is shown in Figure 8-62 and described in Table 8-50.

Return to the Summary Table.

Figure 8-62 CH5_OCAL_LSB Register
15141312111098
OCAL5_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-50 CH5_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL5_LSB[7:0]R/W00000000b

Channel 5 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.38 CH5_GCAL_MSB Register (Address = 25h) [reset = 8000h]

The CH5_GCAL_MSB register is shown in Figure 8-63 and described in Table 8-51.

Return to the Summary Table.

Figure 8-63 CH5_GCAL_MSB Register
15141312111098
GCAL5_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL5_MSB[7:0]
R/W-1000000000000000b
Table 8-51 CH5_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL5_MSB[15:0]R/W1000000000000000b

Channel 5 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.39 CH5_GCAL_LSB Register (Address = 26h) [reset = 0000h]

The CH5_GCAL_LSB register is shown in Figure 8-64 and described in Table 8-52.

Return to the Summary Table.

Figure 8-64 CH5_GCAL_LSB Register
15141312111098
GCAL5_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-52 CH5_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL5_LSB[7:0]R/W00000000b

Channel 5 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.40 CH6_CFG Register (Address = 27h) [reset = 0000h]

The CH6_CFG register is shown in Figure 8-65 and described in Table 8-53.

Return to the Summary Table.

Figure 8-65 CH6_CFG Register
15141312111098
PHASE6[9:2]
R/W-0000000000b
76543210
PHASE6[1:0]RESERVEDDCBLK6_DISMUX6
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-53 CH6_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE6[9:0]R/W0000000000b

Channel 6 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK6_DISR/W0b

Channel 6 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX6R/W00b

Channel 6 input selection

00b = AIN6P and AIN6N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.41 CH6_OCAL_MSB Register (Address = 28h) [reset = 0000h]

The CH6_OCAL_MSB register is shown in Figure 8-66 and described in Table 8-54.

Return to the Summary Table.

Figure 8-66 CH6_OCAL_MSB Register
15141312111098
OCAL6_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL6_MSB[7:0]
R/W-0000000000000000b
Table 8-54 CH6_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL6_MSB[15:0]R/W00000000
00000000b

Channel 6 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.42 CH6_OCAL_LSB Register (Address = 29h) [reset = 0000h]

The CH6_OCAL_LSB register is shown in Figure 8-67 and described in Table 8-55.

Return to the Summary Table.

Figure 8-67 CH6_OCAL_LSB Register
15141312111098
OCAL6_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-55 CH6_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL6_LSB[7:0]R/W00000000b

Channel 6 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.43 CH6_GCAL_MSB Register (Address = 2Ah) [reset = 8000h]

The CH6_GCAL_MSB register is shown in Figure 8-68 and described in Table 8-56.

Return to the Summary Table.

Figure 8-68 CH6_GCAL_MSB Register
15141312111098
GCAL6_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL6_MSB[7:0]
R/W-1000000000000000b
Table 8-56 CH6_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL6_MSB[15:0]R/W1000000000000000b

Channel 6 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.44 CH6_GCAL_LSB Register (Address = 2Bh) [reset = 0000h]

The CH6_GCAL_LSB register is shown in Figure 8-69 and described in Table 8-57.

Return to the Summary Table.

Figure 8-69 CH6_GCAL_LSB Register
15141312111098
GCAL6_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-57 CH6_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL6_LSB[7:0]R/W00000000b

Channel 6 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.45 CH7_CFG Register (Address = 2Ch) [reset = 0000h]

The CH7_CFG register is shown in Figure 8-70 and described in Table 8-58.

Return to the Summary Table.

Figure 8-70 CH7_CFG Register
15141312111098
PHASE7[9:2]
R/W-0000000000b
76543210
PHASE7[1:0]RESERVEDDCBLK7_DISMUX7
R/W-0000000000bR-000bR/W-0bR/W-00b
Table 8-58 CH7_CFG Register Field Descriptions
BitFieldTypeResetDescription
15:6PHASE7[9:0]R/W0000000000b

Channel 7 phase delay
Phase delay in modulator clock cycles provided in two's complement format. See Table 8-5 for details.

5:3RESERVEDR000b

Reserved
always reads 000b

2DCBLK7_DISR/W0b

Channel 7 DC Block filter disable

0b = Controlled by DCBLOCK[3:0] (default)

1b = Disabled for this channel

1:0MUX7R/W00b

Channel 7 input selection

00b = AIN7P and AIN7N (default)

01b = ADC inputs shorted

10b = Positive DC test signal

11b = Negative DC test signal

8.6.46 CH7_OCAL_MSB Register (Address = 2Dh) [reset = 0000h]

The CH7_OCAL_MSB register is shown in Figure 8-71 and described in Table 8-59.

Return to the Summary Table.

Figure 8-71 CH7_OCAL_MSB Register
15141312111098
OCAL7_MSB[15:8]
R/W-0000000000000000b
76543210
OCAL7_MSB[7:0]
R/W-0000000000000000b
Table 8-59 CH7_OCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0OCAL7_MSB[15:0]R/W00000000
00000000b

Channel 7 offset calibration register bits [23:8]
Value provided in two's complement format

8.6.47 CH7_OCAL_LSB Register (Address = 2Eh) [reset = 0000h]

The CH7_OCAL_LSB register is shown in Figure 8-72 and described in Table 8-60.

Return to the Summary Table.

Figure 8-72 CH7_OCAL_LSB Register
15141312111098
OCAL7_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-60 CH7_OCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8OCAL7_LSB[7:0]R/W00000000b

Channel 7 offset calibration register bits [7:0]
Value provided in two's complement format

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.48 CH7_GCAL_MSB Register (Address = 2Fh) [reset = 8000h]

The CH7_GCAL_MSB register is shown in Figure 8-73 and described in Table 8-61.

Return to the Summary Table.

Figure 8-73 CH7_GCAL_MSB Register
15141312111098
GCAL7_MSB[15:8]
R/W-1000000000000000b
76543210
GCAL7_MSB[7:0]
R/W-1000000000000000b
Table 8-61 CH7_GCAL_MSB Register Field Descriptions
BitFieldTypeResetDescription
15:0GCAL7_MSB[15:0]R/W10000000
00000000b

Channel 7 gain calibration register bits [23:8]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

8.6.49 CH7_GCAL_LSB Register (Address = 30h) [reset = 0000h]

The CH7_GCAL_LSB register is shown in Figure 8-74 and described in Table 8-62.

Return to the Summary Table.

Figure 8-74 CH7_GCAL_LSB Register
15141312111098
GCAL7_LSB[7:0]
R/W-00000000b
76543210
RESERVED
R-00000000b
Table 8-62 CH7_GCAL_LSB Register Field Descriptions
BitFieldTypeResetDescription
15:8GCAL7_LSB[7:0]R/W00000000b

Channel 7 gain calibration register bits [7:0]
Unsigned number for the gain range from 0.0 to 2.0·(224 – 1) / 224

7:0RESERVEDR00000000b

Reserved
always reads 00000000b

8.6.50 REGMAP_CRC Register (Address = 3Eh) [reset = 0000h]

The REGMAP_CRC register is shown in Figure 8-75 and described in Table 8-63.

Return to the Summary Table.

Figure 8-75 REGMAP_CRC Register
15141312111098
REG_CRC[15:8]
R-0000000000000000b
76543210
REG_CRC[7:0]
R-0000000000000000b
Table 8-63 REGMAP_CRC Register Field Descriptions
BitFieldTypeResetDescription
15:0REG_CRC[15:0]R00000000
00000000b

Register map CRC value

8.6.51 RESERVED Register (Address = 3Fh) [reset = 0000h]

The RESERVED register is shown in Figure 8-76 and described in Table 8-64.

Return to the Summary Table.

Figure 8-76 RESERVED Register
15141312111098
RESERVED
R/W-0000000000000000b
76543210
RESERVED
R/W-0000000000000000b
Table 8-64 RESERVED Register Field Descriptions
BitFieldTypeResetDescription
15:0RESERVEDR/W00000000
00000000b

Reserved
Always write 0000000000000000b