The gate drive loop impedance must be minimized to obtain good performance. Although the gate driver is integrated on package, the bypass capacitance for the driver is placed externally. As the GaN device is turned off to a negative voltage, the impedance of the path to the external VNEG capacitor is included in the gate drive loop. The VNEG capacitor must be placed close to VNEG and SOURCE pins. In the Section 12.2, the bypass capacitors , C3 and C13, are located at top layer and connected to VNEG pins with vias and SOURCE pins through local signal ground plane.
The bypass capacitors for the input supply , C1 and C11, and the 5-V regulator , C2 and C12, must also be placed close to the power IC with low impedance connections.