JAJSM76E データシート

JAJSM76E December 2015 – August 2022 LMX2582

PRODUCTION DATA

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

6.7 Typical Characteristics

T_A = 25°C (unless otherwise noted)

Figure 6-2 900-MHz Output - Closed-Loop Phase Noise

Figure 6-4 1.8-GHz Output - Closed-Loop Phase Noise

Figure 6-6 5.5-GHz Output - Closed-Loop Phase Noise

Figure 6-8 Integrated Jitter (47 fs) - 1.8-GHz Output

Figure 6-10 Variation of Phase Noise Across Temperature

Figure 6-12 High Output Power (50-Ω Pullup, Single-Ended) vs Output Frequency

Figure 6-14 Typical PFD Spur for 5.4-GHz Output

Figure 6-16 Impact of Channel Divider Settings on Phase Noise

Figure 6-3 900-MHz Output - Open-Loop Phase Noise

Figure 6-5 1.8-GHz Output - Open-Loop Phase Noise

Figure 6-7 5.5-GHz Output - Open-Loop Phase Noise

Figure 6-9 5.4-GHz Output Wide Loop Bandwidth – Showing PLL Performance

Figure 6-11 Impact of Supply Ripple on 1.8-GHz Output Phase Noise

Figure 6-13 Output Power at 5.4-GHz Output vs OUTx_POW Code (1 - 31, 48 - 63)

Figure 6-15 20-µs Frequency Change Time to 1.8 GHz With Fast Calibration

Figure 6-17 Noise Floor Variation With Output Frequency