contains one independent dual input NAND gate with extended voltage operation to allow
for level translation. Each gate performs the Boolean function Y = A ●
B in positive logic. The output level is referenced to the supply voltage
(VCC) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.