JAJSFO5C June 2018 – April 2021 TMP117
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The first byte transmitted by the master is the slave address with the R/W bit low. The TMP117 then acknowledges reception of a valid address. The next byte transmitted by the master is the pointer register. The TMP117 then acknowledges reception of the pointer register byte. The next byte(s) are written to the register addressed by the pointer register. The TMP117 acknowledges reception of each data byte. The master can terminate data transfer by generating a START or STOP condition.