JAJSIR1B March   2020  – December 2020 TMS320F280021 , TMS320F280021-Q1 , TMS320F280023 , TMS320F280023-Q1 , TMS320F280023C , TMS320F280025 , TMS320F280025-Q1 , TMS320F280025C , TMS320F280025C-Q1

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1. 3.1 機能ブロック図
  4. 4 Revision History
  5. 5 Device Comparison
    1. 5.1 Related Products
  6. 6 Terminal Configuration and Functions
    1. 6.1 Pin Diagrams
    2. 6.2 Pin Attributes
    3. 6.3 Signal Descriptions
      1. 6.3.1 Analog Signals
      2. 6.3.2 Digital Signals
      3. 6.3.3 Power and Ground
      4. 6.3.4 Test, JTAG, and Reset
    4. 6.4 Pin Multiplexing
      1. 6.4.1 GPIO Muxed Pins
        1. 6.4.1.1 GPIO Muxed Pins Table
      2. 6.4.2 Digital Inputs on ADC Pins (AIOs)
      3. 6.4.3 GPIO Input X-BAR
      4. 6.4.4 GPIO Output X-BAR, CLB X-BAR, CLB Output X-BAR, and ePWM X-BAR
    5. 6.5 Pins With Internal Pullup and Pulldown
    6. 6.6 Connections for Unused Pins
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings – Commercial
    3. 7.3  ESD Ratings – Automotive
    4. 7.4  Recommended Operating Conditions
    5.     Supply Voltages
    6. 7.5  Power Consumption Summary
      1. 7.5.1 System Current Consumption
      2. 7.5.2 Operating Mode Test Description
      3. 7.5.3 Current Consumption Graphs
      4. 7.5.4 Reducing Current Consumption
        1. 7.5.4.1 Typical Current Reduction per Disabled Peripheral
    7. 7.6  Electrical Characteristics
    8. 7.7  Thermal Resistance Characteristics for PN Package
    9. 7.8  Thermal Resistance Characteristics for PM Package
    10. 7.9  Thermal Resistance Characteristics for PT Package
    11. 7.10 Thermal Design Considerations
    12. 7.11 System
      1. 7.11.1 Power Management
        1. 7.11.1.1 Internal 1.2-V LDO Voltage Regulator (VREG)
        2. 7.11.1.2 Power Sequencing
        3. 7.11.1.3 Power-On Reset (POR)
        4. 7.11.1.4 Brownout Reset (BOR)
      2. 7.11.2 Reset Timing
        1. 7.11.2.1 Reset Sources
        2. 7.11.2.2 Reset Electrical Data and Timing
          1. 7.11.2.2.1 Reset (XRSn) Timing Requirements
          2. 7.11.2.2.2 Reset (XRSn) Switching Characteristics
          3. 7.11.2.2.3 Reset Timing Diagrams
      3. 7.11.3 Clock Specifications
        1. 7.11.3.1 Clock Sources
        2. 7.11.3.2 Clock Frequencies, Requirements, and Characteristics
          1. 7.11.3.2.1 Input Clock Frequency and Timing Requirements, PLL Lock Times
            1. 7.11.3.2.1.1 Input Clock Frequency
            2. 7.11.3.2.1.2 XTAL Oscillator Characteristics
            3. 7.11.3.2.1.3 X1 Timing Requirements
            4. 7.11.3.2.1.4 APLL Characteristics
            5. 7.11.3.2.1.5 XCLKOUT Switching Characteristics
            6. 7.11.3.2.1.6 Internal Clock Frequencies
        3. 7.11.3.3 Input Clocks and PLLs
        4. 7.11.3.4 Crystal Oscillator
          1. 7.11.3.4.1 Crystal Oscillator Parameters
          2. 7.11.3.4.2 Crystal Oscillator Electrical Characteristics
        5. 7.11.3.5 Internal Oscillators
          1. 7.11.3.5.1 INTOSC Characteristics
      4. 7.11.4 Flash Parameters
      5. 7.11.5 Emulation/JTAG
        1. 7.11.5.1 JTAG Electrical Data and Timing
          1. 7.11.5.1.1 JTAG Timing Requirements
          2. 7.11.5.1.2 JTAG Switching Characteristics
          3. 7.11.5.1.3 JTAG Timing Diagram
        2. 7.11.5.2 cJTAG Electrical Data and Timing
          1. 7.11.5.2.1 cJTAG Timing Requirements
          2. 7.11.5.2.2 cJTAG Switching Characteristics
          3. 7.11.5.2.3 cJTAG Timing Diagram
      6. 7.11.6 GPIO Electrical Data and Timing
        1. 7.11.6.1 GPIO – Output Timing
          1. 7.11.6.1.1 General-Purpose Output Switching Characteristics
        2. 7.11.6.2 GPIO – Input Timing
          1. 7.11.6.2.1 General-Purpose Input Timing Requirements
          2. 7.11.6.2.2 Sampling Mode
        3. 7.11.6.3 Sampling Window Width for Input Signals
      7. 7.11.7 Interrupts
        1. 7.11.7.1 External Interrupt (XINT) Electrical Data and Timing
          1. 7.11.7.1.1 External Interrupt Timing Requirements
          2. 7.11.7.1.2 External Interrupt Switching Characteristics
          3. 7.11.7.1.3 External Interrupt Timing
      8. 7.11.8 Low-Power Modes
        1. 7.11.8.1 Clock-Gating Low-Power Modes
        2. 7.11.8.2 Low-Power Mode Wake-up Timing
          1. 7.11.8.2.1 IDLE Mode Timing Requirements
          2. 7.11.8.2.2 IDLE Mode Switching Characteristics
          3. 7.11.8.2.3 IDLE Entry and Exit Timing Diagram
          4. 7.11.8.2.4 STANDBY Mode Timing Requirements
          5. 7.11.8.2.5 STANDBY Mode Switching Characteristics
          6. 7.11.8.2.6 STANDBY Entry and Exit Timing Diagram
          7. 7.11.8.2.7 HALT Mode Timing Requirements
          8. 7.11.8.2.8 HALT Mode Switching Characteristics
          9. 7.11.8.2.9 HALT Entry and Exit Timing Diagram
    13. 7.12 Analog Peripherals
      1.      Analog Pins and Internal Connections
      2.      Analog Signal Descriptions
      3. 7.12.1 Analog-to-Digital Converter (ADC)
        1. 7.12.1.1 ADC Configurability
          1. 7.12.1.1.1 Signal Mode
        2. 7.12.1.2 ADC Electrical Data and Timing
          1. 7.12.1.2.1 ADC Operating Conditions
          2. 7.12.1.2.2 ADC Characteristics
          3. 7.12.1.2.3 ADC Input Model
          4. 7.12.1.2.4 ADC Timing Diagrams
      4. 7.12.2 Temperature Sensor
        1. 7.12.2.1 Temperature Sensor Electrical Data and Timing
          1. 7.12.2.1.1 Temperature Sensor Characteristics
      5. 7.12.3 Comparator Subsystem (CMPSS)
        1. 7.12.3.1 CMPSS Electrical Data and Timing
          1. 7.12.3.1.1 Comparator Electrical Characteristics
          2.        CMPSS Comparator Input Referred Offset and Hysteresis
          3. 7.12.3.1.2 CMPSS DAC Static Electrical Characteristics
          4. 7.12.3.1.3 CMPSS Illustrative Graphs
    14. 7.13 Control Peripherals
      1. 7.13.1 Enhanced Pulse Width Modulator (ePWM)
        1. 7.13.1.1 Control Peripherals Synchronization
        2. 7.13.1.2 ePWM Electrical Data and Timing
          1. 7.13.1.2.1 ePWM Timing Requirements
          2. 7.13.1.2.2 ePWM Switching Characteristics
          3. 7.13.1.2.3 Trip-Zone Input Timing
            1. 7.13.1.2.3.1 Trip-Zone Input Timing Requirements
        3. 7.13.1.3 External ADC Start-of-Conversion Electrical Data and Timing
          1. 7.13.1.3.1 External ADC Start-of-Conversion Switching Characteristics
      2. 7.13.2 High-Resolution Pulse Width Modulator (HRPWM)
        1. 7.13.2.1 HRPWM Electrical Data and Timing
          1. 7.13.2.1.1 High-Resolution PWM Characteristics
      3. 7.13.3 Enhanced Capture and High-Resolution Capture (eCAP, HRCAP)
        1. 7.13.3.1 High-Resolution Capture (HRCAP)
        2.       eCAP and HRCAP Block Diagram
        3. 7.13.3.2 eCAP/HRCAP Synchronization
        4. 7.13.3.3 eCAP Electrical Data and Timing
          1. 7.13.3.3.1 eCAP Timing Requirements
          2. 7.13.3.3.2 eCAP Switching Characteristics
        5. 7.13.3.4 HRCAP Electrical Data and Timing
          1. 7.13.3.4.1 HRCAP Switching Characteristics
          2.        HRCAP Figure and Graph
      4. 7.13.4 Enhanced Quadrature Encoder Pulse (eQEP)
        1. 7.13.4.1 eQEP Electrical Data and Timing
          1. 7.13.4.1.1 eQEP Timing Requirements
          2. 7.13.4.1.2 eQEP Switching Characteristics
    15. 7.14 Communications Peripherals
      1. 7.14.1 Controller Area Network (CAN)
      2. 7.14.2 Inter-Integrated Circuit (I2C)
        1. 7.14.2.1 I2C Electrical Data and Timing
          1. 7.14.2.1.1 I2C Timing Requirements
          2. 7.14.2.1.2 I2C Switching Characteristics
          3. 7.14.2.1.3 I2C Timing Diagram
      3. 7.14.3 Power Management Bus (PMBus) Interface
        1. 7.14.3.1 PMBus Electrical Data and Timing
          1. 7.14.3.1.1 PMBus Electrical Characteristics
          2. 7.14.3.1.2 PMBus Fast Mode Switching Characteristics
          3. 7.14.3.1.3 PMBus Standard Mode Switching Characteristics
      4. 7.14.4 Serial Communications Interface (SCI)
      5. 7.14.5 Serial Peripheral Interface (SPI)
        1. 7.14.5.1 SPI Master Mode Timings
          1. 7.14.5.1.1 SPI Master Mode Timing Requirements
          2. 7.14.5.1.2 SPI Master Mode Switching Characteristics (Clock Phase = 0)
          3. 7.14.5.1.3 SPI Master Mode Switching Characteristics (Clock Phase = 1)
          4. 7.14.5.1.4 SPI Master Mode Timing Diagrams
        2. 7.14.5.2 SPI Slave Mode Timings
          1. 7.14.5.2.1 SPI Slave Mode Timing Requirements
          2. 7.14.5.2.2 SPI Slave Mode Switching Characteristics
          3. 7.14.5.2.3 SPI Slave Mode Timing Diagrams
      6. 7.14.6 Local Interconnect Network (LIN)
      7. 7.14.7 Fast Serial Interface (FSI)
        1. 7.14.7.1 FSI Transmitter
          1. 7.14.7.1.1 FSITX Electrical Data and Timing
            1. 7.14.7.1.1.1 FSITX Switching Characteristics
            2. 7.14.7.1.1.2 FSITX Timings
        2. 7.14.7.2 FSI Receiver
          1. 7.14.7.2.1 FSIRX Electrical Data and Timing
            1. 7.14.7.2.1.1 FSIRX Timing Requirements
            2. 7.14.7.2.1.2 FSIRX Switching Characteristics
            3. 7.14.7.2.1.3 FSIRX Timings
        3. 7.14.7.3 FSI SPI Compatibility Mode
          1. 7.14.7.3.1 FSITX SPI Signaling Mode Electrical Data and Timing
            1. 7.14.7.3.1.1 FSITX SPI Signaling Mode Switching Characteristics
            2. 7.14.7.3.1.2 FSITX SPI Signaling Mode Timings
      8. 7.14.8 Host Interface Controller (HIC)
        1. 7.14.8.1 HIC Electrical Data and Timing
          1. 7.14.8.1.1 HIC Timing Requirements
          2. 7.14.8.1.2 HIC Switching Characteristics
          3. 7.14.8.1.3 HIC Timing Diagrams
  8. 8 Detailed Description
    1. 8.1  Overview
    2. 8.2  Functional Block Diagram
    3. 8.3  Memory
      1. 8.3.1 Memory Map
        1. 8.3.1.1 Dedicated RAM (Mx RAM)
        2. 8.3.1.2 Local Shared RAM (LSx RAM)
        3. 8.3.1.3 Global Shared RAM (GSx RAM)
      2. 8.3.2 Flash Memory Map
        1. 8.3.2.1 Addresses of Flash Sectors
      3. 8.3.3 Peripheral Registers Memory Map
    4. 8.4  Identification
    5. 8.5  Bus Architecture – Peripheral Connectivity
    6. 8.6  C28x Processor
      1. 8.6.1 Floating-Point Unit (FPU)
      2. 8.6.2 Fast Integer Division Unit
      3. 8.6.3 Trigonometric Math Unit (TMU)
      4. 8.6.4 VCRC Unit
    7. 8.7  Embedded Real-Time Analysis and Diagnostic (ERAD)
    8. 8.8  Background CRC-32 (BGCRC)
    9. 8.9  Direct Memory Access (DMA)
    10. 8.10 Device Boot Modes
      1. 8.10.1 Device Boot Configurations
        1. 8.10.1.1 Configuring Boot Mode Pins
        2. 8.10.1.2 Configuring Boot Mode Table Options
      2. 8.10.2 GPIO Assignments
    11. 8.11 Dual Code Security Module
    12. 8.12 Watchdog
    13. 8.13 C28x Timers
    14. 8.14 Dual-Clock Comparator (DCC)
      1. 8.14.1 特長
      2. 8.14.2 Mapping of DCCx (DCC0 and DCC1) Clock Source Inputs
    15. 8.15 Configurable Logic Block (CLB)
  9. 9 Applications, Implementation, and Layout
    1. 9.1 TI Reference Design
  10. 10Device and Documentation Support
    1. 10.1 Getting Started and Next Steps
    2. 10.2 Device and Development Support Tool Nomenclature
    3. 10.3 Markings
    4. 10.4 Tools and Software
    5. 10.5 Documentation Support
    6. 10.6 サポート・リソース
    7. 10.7 Trademarks
    8. 10.8 静電気放電に関する注意事項
    9. 10.9 用語集
  11. 11Mechanical, Packaging, and Orderable Information
    1. 11.1 Packaging Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.3.1 Analog Signals

Table 6-2 Analog Signals
SIGNAL NAMEPIN TYPEDESCRIPTIONGPIO80 QFP64 QFP48 QFP
A0IADC-A Input 0191511
A1IAnalog Input181410
A2IADC-A Input 21396
A3IADC-A Input 31285
A4IADC-A Input 4272319
A5IADC-A Input 517139
A6IAnalog Input1064
A7IADC-A Input 7231915
A8IADC-A Input 8242016
A9IADC-A Input 9282420
A10IADC-A Input 10292521
A11IADC-A Input 1116128
A12IADC-A Input 12221814
A14IADC-A Input 141511
A15IADC-A Input 1514107
AIO224IAnalog Pin Used For Digital Input 2241396
AIO225IAnalog Pin Used For Digital Input 225272319
AIO226IAnalog Pin Used For Digital Input 2261174
AIO227IAnalog Pin Used For Digital Input 227282420
AIO228IAnalog Pin Used For Digital Input 2281064
AIO230IAnalog Pin Used For Digital Input 230292521
AIO231IAnalog Pin Used For Digital Input 231191511
AIO232IAnalog Pin Used For Digital Input 232181410
AIO233IAnalog Pin Used For Digital Input 23314107
AIO237IAnalog Pin Used For Digital Input 23716128
AIO238IAnalog Pin Used For Digital Input 238221814
AIO239IAnalog Pin Used For Digital Input 2391511
AIO241IAnalog Pin Used For Digital Input 241242016
AIO242IAnalog Pin Used For Digital Input 2421285
AIO244IAnalog Pin Used For Digital Input 24417139
AIO245IAnalog Pin Used For Digital Input 245231915
C0IADC-C Input 016128
C1IADC-C Input 1221814
C2IADC-C Input 217139
C3IADC-C Input 3231915
C4IADC-C Input 41511
C5IADC-C Input 51285
C6IAnalog Input1174
C7IADC-C Input 714107
C8IADC-C Input 8282420
C9IADC-C Input 91396
C10IADC-C Input 10292521
C11IADC-C Input 11242016
C14IADC-C Input 14272319
C15IADC-C Input 15191511
CMP1_HN0ICMPSS-1 High Comparator Negative Input 014107
CMP1_HN1ICMPSS-1 High Comparator Negative Input 116128
CMP1_HP0ICMPSS-1 High Comparator Positive Input 01396
CMP1_HP1ICMPSS-1 High Comparator Positive Input 116128
CMP1_HP2ICMPSS-1 High Comparator Positive Input 21064
CMP1_HP3ICMPSS-1 High Comparator Positive Input 314107
CMP1_HP4ICMPSS-1 High Comparator Positive Input 4181410
CMP1_LN0ICMPSS-1 Low Comparator Negative Input 014107
CMP1_LN1ICMPSS-1 Low Comparator Negative Input 116128
CMP1_LP0ICMPSS-1 Low Comparator Positive Input 01396
CMP1_LP1ICMPSS-1 Low Comparator Positive Input 116128
CMP1_LP2ICMPSS-1 Low Comparator Positive Input 21064
CMP1_LP3ICMPSS-1 Low Comparator Positive Input 314107
CMP1_LP4ICMPSS-1 Low Comparator Positive Input 4181410
CMP2_HN0ICMPSS-2 High Comparator Negative Input 0292521
CMP2_HN1ICMPSS-2 High Comparator Negative Input 1221814
CMP2_HP0ICMPSS-2 High Comparator Positive Input 0272319
CMP2_HP1ICMPSS-2 High Comparator Positive Input 1221814
CMP2_HP2ICMPSS-2 High Comparator Positive Input 2282420
CMP2_HP3ICMPSS-2 High Comparator Positive Input 3292521
CMP2_HP4ICMPSS-2 High Comparator Positive Input 4242016
CMP2_LN0ICMPSS-2 Low Comparator Negative Input 0292521
CMP2_LN1ICMPSS-2 Low Comparator Negative Input 1221814
CMP2_LP0ICMPSS-2 Low Comparator Positive Input 0272319
CMP2_LP1ICMPSS-2 Low Comparator Positive Input 1221814
CMP2_LP2ICMPSS-2 Low Comparator Positive Input 2282420
CMP2_LP3ICMPSS-2 Low Comparator Positive Input 3292521
CMP2_LP4ICMPSS-2 Low Comparator Positive Input 4242016
CMP3_HN0ICMPSS-3 High Comparator Negative Input 01285
CMP3_HN1ICMPSS-3 High Comparator Negative Input 117139
CMP3_HP0ICMPSS-3 High Comparator Positive Input 01174
CMP3_HP1ICMPSS-3 High Comparator Positive Input 117139
CMP3_HP2ICMPSS-3 High Comparator Positive Input 2191511
CMP3_HP3ICMPSS-3 High Comparator Positive Input 31285
CMP3_HP4ICMPSS-3 High Comparator Positive Input 41511
CMP3_LN0ICMPSS-3 Low Comparator Negative Input 01285
CMP3_LN1ICMPSS-3 Low Comparator Negative Input 117139
CMP3_LP0ICMPSS-3 Low Comparator Positive Input 01174
CMP3_LP1ICMPSS-3 Low Comparator Positive Input 117139
CMP3_LP2ICMPSS-3 Low Comparator Positive Input 2191511
CMP3_LP3ICMPSS-3 Low Comparator Positive Input 31285
CMP3_LP4ICMPSS-3 Low Comparator Positive Input 41511
CMP4_HN0ICMPSS-4 High Comparator Negative Input 0272319
CMP4_HN1ICMPSS-4 High Comparator Negative Input 1231915
CMP4_HP0ICMPSS-4 High Comparator Positive Input 0282420
CMP4_HP1ICMPSS-4 High Comparator Positive Input 1231915
CMP4_HP2ICMPSS-4 High Comparator Positive Input 2221814
CMP4_HP3ICMPSS-4 High Comparator Positive Input 3272319
CMP4_HP4ICMPSS-4 High Comparator Positive Input 4242016
CMP4_LN0ICMPSS-4 Low Comparator Negative Input 0272319
CMP4_LN1ICMPSS-4 Low Comparator Negative Input 1231915
CMP4_LP0ICMPSS-4 Low Comparator Positive Input 0282420
CMP4_LP1ICMPSS-4 Low Comparator Positive Input 1231915
CMP4_LP2ICMPSS-4 Low Comparator Positive Input 2221814
CMP4_LP3ICMPSS-4 Low Comparator Positive Input 3272319
CMP4_LP4ICMPSS-4 Low Comparator Positive Input 4242016
HIC_A0IHIC Address 01064
HIC_A1IHIC Address 11174
HIC_A2IHIC Address 21285
HIC_A3IHIC Address 31396
HIC_A4IHIC Address 414107
HIC_A5IHIC Address 51511
HIC_A6IHIC Address 616128
HIC_A7IHIC Address 717139
HIC_BASESEL0IHIC Base Address Range Select 0181410
HIC_BASESEL1IHIC Base Address Range Select 1191511
HIC_BASESEL2IHIC Base Address Range Select 2292521
HIC_NBE0IHIC Byte Enable 0282420
HIC_NBE1IHIC Byte Enable 1242016
HIC_NCSIHIC Chip Select221814
HIC_NOEOHIC Output Enable231915
HIC_NWEIHIC Data Write Enable272319
VDACIOptional external reference voltage for on-chip CMPSS DACs. There is an internal capacitor to VSSA on this pin whether used for ADC input or CMPSS DAC reference which cannot be disabled. If this pin is being used as a reference for the CMPSS DACs, place at least a 1-μF capacitor on this pin.1285
VREFHIIADC- High Reference. In external reference mode, externally drive the high reference voltage onto this pin. In internal reference mode, a voltage is driven onto this pin by the device. In either mode, place at least a 2.2-µF capacitor on this pin. This capacitor should be placed as close to the device as possible between the VREFHI and VREFLO pins.201612
VREFLOIADC- Low Reference211713