

# TPS65903x-Q1 プロセッサ用車載パワー・マネージメント・ユニット(PMU)

## 1 デバイスの概要

### 1.1 特長

- 車載アプリケーション用に認定済み
  - 下記内容で AEC-Q100 認定済み
    - 温度グレード3:  $-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$
    - ESD分類:
      - HBMLレベル2
      - CDM レベル C3
    - ラッチアップ分類:
      - I<sup>2</sup>CおよびSPI端子でレベルIIB
      - それ以外の端子でレベルIIA
- 7つの降圧型スイッチ・モード電源(SMPS)レギュレータ:
  - 0.7~1.65V、6A × 1 (10mVステップ)
    - デジタル電圧スケーリング(DVS)制御による2相構成
  - 0.7~1.65V、4A × 1 (10mVステップ)
    - DVS制御による2相構成
  - 0.7V~3.3V、3A × 1 (10または20mVステップ)
    - 単相構成
    - このレギュレータを6Aと組み合わせると9Aの3相レギュレータを構成可能(DVS制御)
  - 2A時0.7~3.3V (10または20mVステップ) × 2
    - 単相構成
    - DVS制御付きレギュレータ × 1 (3Aレギュレータとしても構成可能)
  - 1A時0.7~3.3V (10または20mVステップ) × 2
    - 単相構成
    - DVS制御付きレギュレータ × 1
  - 1A SMPSレギュレータを除くすべてのSMPSレギュレータで出力電流を測定可能
  - 2相および3相レギュレータでの差動リモート・センシング(出力およびグラウンド)
  - ハードウェアおよびソフトウェア制御 ECO-mode™: 最大出力電流5mA、静止電流15μA
  - 短絡保護
  - パワー・グッド通知(電圧および過電流の通知)
  - 内部ソフトスタートによる突入電流の制限
  - 位相同期により、SMPSを外部クロックまたは内部フォールバック・クロックと同期可能
- 11の汎用低ドロップアウト(LDO)レギュレータ(50mVステップ):
  - プリレギュレーション済みの電源で300mA時0.9~3.3V × 4
    - プリレギュレーション済みの電源で200mA時0.9~3.3V × 4
  - プリレギュレーション済みの電源で50mA時0.9~3.3V × 1
  - 100mA USB LDO × 1
  - 低ノイズLDO: 最大100mAで0.9~3.3V (最大50mAまでの低ノイズ性能) × 1
  - PMU内部用の追加LDO × 2
  - 短絡保護
- 16MHzの水晶発振器と32kHzのRC発振器によるクロック管理
  - バッファ付き32kHz出力 × 1
- アラーム・ウェイクアップ付きのリアルタイム・クロック(RTC)
- 3つの外部入力チャンネルと6つの内部チャンネルを備えた12ビットのシグマ・デルタ汎用A/Dコンバータ(GPADC)により自己監視に対応
- 温度監視
  - 高温警告
  - サーマル・シャットダウン
- 制御
  - 電源オンおよび電源オフ・シーケンスを設定可能(ワントタイム・プログラマブル[OTP])
  - スリープ/アクティブ状態間のシーケンスを設定可能(OTPプログラマブル)
  - 1つの専用デジタル出力信号(REGEN)をスタートアップ・シーケンスに含めることが可能
  - GPIOにより多重化された3つのデジタル出力信号をスタートアップ・シーケンスに含めることが可能
  - 選択可能な制御インターフェイス
    - リソース構成およびDVS制御用のシリアル・ペリフェラル・インターフェイス(SPI) × 1
    - 2つのI<sup>2</sup>Cインターフェイス: DVS制御専用 × 1、リソース構成およびDVS制御用の汎用I<sup>2</sup>Cインターフェイス × 1
- 低電圧誤動作防止
- システム電圧範囲: 3.135~5.25V
- パッケージ・オプション
  - 12mm×12mm 169ピンnFBGA、0.8mmボール・ピッチ

### 1.2 アプリケーション



- 車載インフォテインメント
- 車載用デジタル・クラスタ
- 車載センサ・フュージョン
- プログラマブル・ロジック・コントローラ

### 1.3 概要

TPS659038-Q1およびTPS659039-Q1は、車載用の統合パワー・マネージメントIC(PMIC)です。このデバイスには、7つの設定可能な降圧コンバータがあり、メモリ、プロセッサ・コア、入出力(I/O)、またはLDOのプリレギュレーションに最大6Aの出力電流を供給します。これらの設定可能な降圧コンバータの1つを、別の3Aレギュレータと組み合わせ、最大9Aの出力電流にできます。いずれの降圧型コンバータも、1.7MHz~2.7MHzの外部クロック・ソースや2.2MHzの内部フォールバック・クロックとの同期が可能です。外部用として、TPS659038-Q1には11のLDOレギュレータが内蔵されており、TPS659039-Q1には6つのLDOレギュレータが内蔵されています。これらのLDOレギュレータには、システム電源またはプリレギュレーション済みの電源から給電が可能です。電源オンおよび電源オフのコントローラは、任意の電源オンおよび電源オフ・シーケンスを実行するよう設定できます(OTPベース)。

TPS659038-Q1およびTPS659039-Q1には、電源オンおよび電源オフ時にすべてのリソースのシーケンスを調整するため、32kHzのRC発振器が含まれています。高速スタートアップが必要な場合には、16MHzの水晶発振器も内蔵されているため、安定した32kHzをシステム用に素早く生成できます。いずれのLDOおよびSMPSコンバータも、SPIまたはI<sup>2</sup>Cインターフェイス、あるいはパワー・リクエスト信号によって制御できます。また、電圧スケーリング・レジスタにより、SPI、I<sup>2</sup>C、またはルーフ/フロア制御を通じてSMPSコンバータを異なる電圧に遷移させることができます。各パッケージには1つの専用ピンがあり、電源オン・シーケンスの一部として、外部リソースを制御するよう設定できます。汎用入出力(GPIO)機能を利用でき、2つのGPIOを電源オン・シーケンスの一部として外部リソースを制御するよう設定できます。パワー・リクエスト信号を使用したパワー・モード制御により、消費電力を最適化できます。さらに、3つの外部入力チャンネルを備えた汎用(GP)シグマ・デルタA/Dコンバータ(ADC)が内蔵されています。


TPS659038-Q1およびTPS659039-Q1は、13ボールx13ボールのnFBGAパッケージ(0.8mmピッチ)で供給されます。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TPS659038-Q1	ZWS (169)	12.00mmx12.00mm
TPS659039-Q1		

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

### 1.4 ブロック概略図



Copyright © 2017, Texas Instruments Incorporated

## Table of Contents

<b>1</b>	<b>デバイスの概要</b> .....	<b>1</b>	5.15	Electrical Characteristics: Current Consumption....	<b>28</b>
1.1	特長 .....	1	5.16	Electrical Characteristics: Digital Input Signal Parameters .....	<b>29</b>
1.2	アプリケーション .....	1	5.17	Electrical Characteristics: Digital Output Signal Parameters .....	<b>29</b>
1.3	概要 .....	2	5.18	Electrical Characteristics: I/O Pullup and Pulldown Resistance .....	<b>31</b>
1.4	ブロック概略図 .....	3	5.19	I <sup>2</sup> C Interface Timing Requirements .....	<b>32</b>
<b>2</b>	<b>改訂履歴</b> .....	<b>4</b>	5.20	SPI Timing Requirements .....	<b>33</b>
<b>3</b>	<b>Device Comparison</b> .....	<b>8</b>	5.21	Typical Characteristics .....	<b>35</b>
<b>4</b>	<b>Pin Configuration and Functions</b> .....	<b>9</b>	<b>6</b>	<b>Detailed Description</b> .....	<b>37</b>
4.1	Pin Functions .....	9	6.1	Overview .....	<b>37</b>
4.2	Device Ball Mapping – 13 × 13 nFBGA, 169 Balls, 0,8-mm Pitch .....	14	6.2	Functional Block Diagrams .....	<b>38</b>
4.3	Signal Descriptions .....	16	6.3	Feature Description .....	<b>39</b>
<b>5</b>	<b>Specifications</b> .....	<b>18</b>	6.4	Device Functional Modes .....	<b>66</b>
5.1	Absolute Maximum Ratings .....	18	<b>7</b>	<b>Application and Implementation</b> .....	<b>83</b>
5.2	ESD Ratings .....	18	7.1	Application Information .....	<b>83</b>
5.3	Recommended Operating Conditions .....	19	7.2	Typical Application .....	<b>83</b>
5.4	Thermal Information .....	19	<b>8</b>	<b>Power Supply Recommendations</b> .....	<b>94</b>
5.5	Electrical Characteristics: Latch Up Rating .....	19	<b>9</b>	<b>Layout</b> .....	<b>94</b>
5.6	Electrical Characteristics: LDO Regulator .....	20	9.1	Layout Guidelines .....	<b>94</b>
5.7	Electrical Characteristics: Dual-Phase (SMPS12 and SMPS45) and Triple-Phase (SMPS123 and SMPS457) Regulators .....	22	9.2	Layout Example .....	<b>98</b>
5.8	Electrical Characteristics: Stand-Alone Regulators (SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9) ..	23	<b>10</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>101</b>
5.9	Electrical Characteristics: Reference Generator (Bandgap) .....	25	10.1	デバイス・サポート .....	<b>101</b>
5.10	Electrical Characteristics: 16-MHz Crystal Oscillator, 32-kHz RC Oscillator, and Output Buffers .....	25	10.2	ドキュメントのサポート .....	<b>101</b>
5.11	Electrical Characteristics: DC-DC Clock Sync .....	26	10.3	関連リンク .....	<b>101</b>
5.12	Electrical Characteristics: 12-Bit Sigma-Delta ADC .....	26	10.4	ドキュメントの更新通知を受け取る方法 .....	<b>102</b>
5.13	Electrical Characteristics: Thermal Monitoring and Shutdown .....	28	10.5	Community Resources .....	<b>102</b>
5.14	Electrical Characteristics: System Control Thresholds .....	28	10.6	商標 .....	<b>102</b>
			10.7	静電気放電に関する注意事項 .....	<b>102</b>
			10.8	Glossary .....	<b>102</b>
			<b>11</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>102</b>
			11.1	パッケージ・マテリアル情報 .....	<b>102</b>

## 2 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision K (January 2018) から Revision L に変更	Page
• ESD 分類を C4B から C3 に変更 .....	<b>1</b>
• Updated the LDOVRTC_OUT pulldown resistor recommendation to only include applicable silicon revisions. ....	<b>11</b>
• Changed ESD Ratings for charge device model on 6 pins .....	<b>18</b>
• Clarified that LDO1 and LDO2 input pins are not included in this minimum recommended operating voltage. See <i>Electrical Characteristics: LDO Regulators</i> for more information. ....	<b>19</b>
• Changed minimum recommended operating condition of OSC16MIN from 0V to -0.7V .....	<b>19</b>
• Added LDO and SMPS output capacitance footnote .....	<b>20</b>
• Changed VSYS_LO hysteresis from 95mV to 75mV .....	<b>28</b>
• Updated Caution statement to only include applicable silicon revisions. ....	<b>37</b>
• Changed discharge resistance to match electrical characteristics table .....	<b>40</b>
• Added information about shutdown timing during short circuit detection .....	<b>43</b>
• Updated POWERGOOD description to clarify multi-phase operation. ....	<b>43</b>
• Updated LDOVRTC note to only include applicable silicon revisions. ....	<b>48</b>
• Added details on identifying device version .....	<b>66</b>
• Added typical debounce time from POWERHOLD to the enable of the first rail in the power sequence. ....	<b>69</b>

• Added VSYS_LO note for applicable silicon revisions. ....	<a href="#">79</a>
• Updated POR requirements to only include applicable silicon revisions. ....	<a href="#">81</a>
• SMPS and LDO output capacitance specification further explained .....	<a href="#">88</a>
• Added design considerations for VCC1 capacitance to support loss of power .....	<a href="#">88</a>
• Corrected 9-V <sub>pp</sub> with 7V absolute maximum specification in the <i>Layout Guidelines</i> section .....	<a href="#">94</a>
• Updated requirements relating to measurement of high-side and low-side FETs in the <i>Layout Guidelines</i> section ...	<a href="#">96</a>
• Updated images and description on differential measurements across high-side and low-side FETs .....	<a href="#">97</a>

---

**Revision J (March 2017) から Revision K に変更**
**Page**

• Removed pullup and pulldown from BOOT0 pin description .....	<a href="#">16</a>
• Deleted the nominal T <sub>stg</sub> value (27°C) from the <i>Absolute Maximum Ratings</i> table .....	<a href="#">18</a>
• Deleted the voltage mode to the I/O digital supply voltage, VIO_IN parameter from the <i>Recommended Operating Conditions</i> table .....	<a href="#">19</a>
• Deleted the voltage on the VCC1 GPADC pins (TBC) parameter from the <i>Recommended Operating Conditions</i> table .....	<a href="#">19</a>
• Added 2-A mode for SMPS6 in the test conditions for high-side and low-side MOSFET forward current limit and low-side MOSFET negative current limit in the <i>Electrical Characteristics: Stand-Alone Regulators (SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9)</i> table .....	<a href="#">24</a>
• 追加 the number of active SMPS phases (K) to the equation for the temperature compensated result in the <i>Current Monitoring and Short Circuit Detection</i> section .....	<a href="#">43</a>
• 追加 additional description of SMPS short detection and recovery behavior .....	<a href="#">43</a>
• 追加 equation to convert GPADC code to internal die temperature .....	<a href="#">52</a>
• 追加 description of VIO power-up timing, and updated start up timing diagram .....	<a href="#">73</a>
• 追加 additional description of VSYS_LO functionality .....	<a href="#">79</a>
• Added link to application note about POR generation .....	<a href="#">81</a>

---

**Revision I (June 2016) から Revision J に変更**
**Page**

• データシートの初回一般公開 .....	<a href="#">2</a>
• Added recommendation for external pulldown resistor on the LDOVRTC_OUT pin in the <i>Pin Functions</i> table .....	<a href="#">11</a>
• 変更 the description of the LDOVRTC when in the BACKUP and OFF states and added a note in the <i>LDOVRTC</i> section .....	<a href="#">47</a>
• 追加 the note and pulldown equations to the <i>System Voltage Monitoring</i> section .....	<a href="#">81</a>

---

**Revision H (October 2015) から Revision I に変更**
**Page**

• Changed the typical value for the Channel 11 SMPS output current measurement gain factor parameter in the <i>12-Bit Sigma-Delta ADC</i> table .....	<a href="#">27</a>
• Changed the typical value for the channel 11 SMPS output current measurement current offset parameter in the <i>12-Bit Sigma-Delta ADC</i> table .....	<a href="#">27</a>
• Updated part numbers and settings for released devices in the <i>Design Parameters</i> table .....	<a href="#">86</a>

---

**Revision G (October 2015) から Revision H に変更**
**Page**

• Added DC accuracy spec for LDO3 and LDO4 when I <sub>O</sub> = 300 mA, which is the new I <sub>Omax</sub> from the previous revision .....	<a href="#">20</a>
• Added V <sub>DROPOUT</sub> spec for LDO3 and LDO4 when I <sub>O</sub> = 300 mA, which is the new I <sub>Omax</sub> from the previous revision ..	<a href="#">20</a>
• Added DC Load Regulation spec for LDO3 and LDO4 when I <sub>O</sub> = 300 mA, which is the new I <sub>Omax</sub> from the previous revision .....	<a href="#">21</a>
• Updated PSRR spec for LDO3 and LDO4 when I <sub>O</sub> = 300 mA, which is the new I <sub>Omax</sub> from the previous revision ..	<a href="#">21</a>
• Added DC Load Transient spec for LDO3 and LDO4 when I <sub>O</sub> = 300 mA, which is the new I <sub>Omax</sub> from the previous revision .....	<a href="#">21</a>
• Updated the current capability of LDO3 and LDO4 from 200 mA to 300 mA throughout the specification .....	<a href="#">39</a>

Revision F (February 2015) から Revision G に変更	Page
• Updated the functional block diagram by removing the external connections and combining both 38/39 devices in one diagram. ....	<a href="#">38</a>
• Added caution statement for operating the GPADC in SW mode. ....	<a href="#">53</a>
• Updated the component numbering in the <i>Typical Applications Diagrams</i> to align with EVM schematics and 表 7-2 .....	<a href="#">85</a>
• Added description of OSC16M_CFG OTP bit, and the required setting of this bit in relation to the presence of a 16-MHz crystal for proper device function.....	<a href="#">91</a>
<hr/>	
Revision E (December 2014) から Revision F に変更	Page
• 変更 the <i>DVS-Capable Regulators</i> section; the slew rate of the output voltage is fixed at 2.5 mV/μs .....	<a href="#">45</a>
• Updated the <i>Design Requirements</i> section .....	<a href="#">86</a>
• 変更 the REFERENCE COMPONENT numbers in the <i>Recommended External Components for Automotive Usage table</i> .....	<a href="#">87</a>
• 削除 the <i>Recommended External Components for Commercial Usage table</i> from the <i>Typical Application</i> section ..	<a href="#">87</a>
• 変更 the body size for CX8045GB16384H0HEQZ1 in the <i>Recommended External Components for Automotive Usage table</i> .....	<a href="#">87</a>
• 削除 the GPADC EXTERNAL COMPONENTS from the <i>Recommended External Components for Automotive Usage table</i> .....	<a href="#">87</a>
<hr/>	
Revision D (October 2014) から Revision E に変更	Page
• Added caution statement to the <i>Specifications</i> section .....	<a href="#">18</a>
• 追加 caution statement to the <i>Specifications</i> section .....	<a href="#">37</a>
<hr/>	
Revision C (June 2014) から Revision D に変更	Page
• データシートから輸出管理通知を 削除.....	<a href="#">2</a>
• Removed all notions of (3.6V tolerance) from VRTC digital pins without fail-safe feature .....	<a href="#">17</a>
• Changed Replaced LDOVRTC <sub>max</sub> + 0.3 notion with actual value of 2.15 under the ABS Max Rating table for VRTC digital input pins .....	<a href="#">18</a>
• Changed Replaced LDOVRTC <sub>max</sub> notion with actual value of 1.85 under the ROC table for OSC16MIN and VRTC digital input pins .....	<a href="#">19</a>
• Updated typical IQ(on) value of LDOUSB-IN1 from 30μA to 45μA in accordance with characterization data .....	<a href="#">21</a>
• Added Caution clause to describe the scenario which may cause unexpected shutdown of the PLL, and the actions to recover from such fault condition. ....	<a href="#">72</a>
• Added comments for the ideal SMPS voltage-spike measurement condition under Layout Guidance section. ....	<a href="#">96</a>
<hr/>	
Revision B (June 2014) から Revision C に変更	Page
• Updated Latch Up Current Class specification format and separated LDOVANA_OUT pin specification from all other pins .....	<a href="#">19</a>
• Updated typical value of high-side FET r <sub>DS(on)</sub> from 50mΩ to 115mΩ for all multi-phase SMPSs .....	<a href="#">22</a>
• Updated typical value of low-side FET r <sub>DS(on)</sub> from 39mΩ to 30mΩ for all multi-phase SMPSs .....	<a href="#">22</a>
• Updated typical value of High-side FET r <sub>DS(on)</sub> from 50mΩ to 115mΩ for all single-phase SMPSs except SMPS 8 & 9 .....	<a href="#">24</a>
• Updated typical value of high-side FET r <sub>DS(on)</sub> from 110mΩ to 180mΩ for SMPS8 & 9 .....	<a href="#">24</a>
• Updated typical value of low-side FET r <sub>DS(on)</sub> from 39mΩ to 30mΩ for all single-phase SMPSs except SMPS 8 & 9 .....	<a href="#">24</a>
• Updated the typical value of CLK32KGO output buffer rise and fall time based on characterization data. ....	<a href="#">25</a>
• Updated the min and max value of CLK32KGO1V8 output buffer rise and fall time based on simulation data. ....	<a href="#">25</a>
• Added comments on limitation of Vout/Vin ratio and Vin monitor and shut down mechanism when a SMPS converter is in ECO mode. ....	<a href="#">40</a>

<b>Revision A (May 2014) から Revision B に変更</b>	<b>Page</b>
• Corrected the default state of the NSLEEP pin to PPU under Pin Function table.....	<a href="#">12</a>
• Corrected the voltage range for the GPADC_IN0 and GPADC_IN1 pins under the Recommended Operating Conditions table .....	<a href="#">19</a>
• Reduced minimum output inductance to -30% of the recommended value of 1μH for SMPSs in multi-phase configuration .....	<a href="#">22</a>
• Reduced minimum output inductance to -30% of the recommended value of 1μH for SMPSs in single-phase configuration .....	<a href="#">23</a>
• Added device Current Consumption specification for Sleep Mode when VSYS = 5.25V .....	<a href="#">28</a>
• Added paragraph with regards to the importance of VSYS being the first supply available to the device. ....	<a href="#">39</a>
• Added approximate power rail shut down time from a short detection.....	<a href="#">43</a>
• Added approximate wait time for the device to reach OFF state from No Supply state. ....	<a href="#">67</a>
• Added a paragraph under the <i>Application Information</i> section to emphasize the importance of operating the device under ROC, and encourage customers to consider thermal management, power sequencing and layout strategy to maximize device performance.....	<a href="#">83</a>

<b>2014年4月発行のものから更新</b>	<b>Page</b>
• Added option to float the VPROG pin when it is configured as an input pin .....	<a href="#">12</a>
• Updated Output Type of I2C2_SDA_SDO pin to specify Push-pull type when the pin is configured in SPI mode ....	<a href="#">17</a>
• Corrected the minimum voltage level for all SMPS-related input pins to match VSYS minimum input level in Recommended Operating Conditions .....	<a href="#">19</a>
• Moved Latch Up Current Classification table out of the Handling Ratings table.....	<a href="#">19</a>
• Corrected editing error which added an invalid Ripple spec for LDO1 & LDO2 .....	<a href="#">22</a>
• Updated the maximum specification of device Current Consumption in OFF Mode from 30 μA to 45 μA .....	<a href="#">28</a>
• Updated the definition and test condition of the device Current Consumption in SLEEP mode from having only SMPS6 and SMPS8 enabled to having only LDO2 and LDO9 enabled. Also updated the typical and maximum specifications to associate with the new definition. ....	<a href="#">28</a>
• Added the specific description that SDO line defaults to high impedance when the pin is configured as SPI mode. ....	<a href="#">64</a>
• Corrected the recommended part number for the Crystal decoupling caps in automotive use case .....	<a href="#">87</a>

### 3 Device Comparison

POWER BREAKDOWN	TPS659038-Q1	TPS659039-Q1
Total DC-DC converters	9	9
Total DC-DC converter rails	7	7
LDOs	11	6
Package	0,8-mm pitch 169ZWS (12 × 12 mm) nFBGA	0,8-mm 169ZWS (12 × 12 mm) nFBGA

## 4 Pin Configuration and Functions




Figure 4-1. 169-Pin ZWS Plastic Ball Grid Array (PBGA) Bottom View

### 4.1 Pin Functions

#### Pin Functions

PIN		I/O	FUNCTION AVAILABILITY		DESCRIPTION	CONNECTION IF NOT USED OR NOT AVAILABLE	PU/PD <sup>(1)</sup>
NAME	NO.		'38 <sup>(2)</sup>	'39 <sup>(2)</sup>			
<b>REFERENCE</b>							
REFGND1	A4	—	√	√	System reference ground	Ground	—
VBG	B7	O	√	√	Bandgap reference voltage	N/A	—
<b>STEP-DOWN CONVERTERS (SMPSs)</b>							
SMPS1_GND	D10	—	√	√	Power ground connection for SMPS1	Ground	—
	E9						
	E10						
SMPS1_IN	D11	I	√	√	Power input for SMPS1	System supply	—
	D12						
	D13						
SMPS1_SW	E11	O	√	√	Switch node of SMPS1; connect output inductor	Floating	—
	E12						
	E13						
SMPS2_GND	F9	—	√	√	Power ground connection for SMPS2	Ground	—
	F10						
	G10						
SMPS2_IN	G11	I	√	√	Power input for SMPS2	System supply	—
	G12						
	G13						
SMPS2_SW	F11	O	√	√	Switch node of SMPS2; connect output inductor	Floating	—
	F12						
	F13						
SMPS1_2_FDBK	B13	I	√	√	Output voltage-sense (feedback) input for SMPS1 and SMPS2	Ground	—

(1) The PU/PD column shows the pullup and pulldown resistors on the digital input lines. Pullup and pulldown resistors:

- PU** pullup
- PD** pulldown
- PPU** software-programmable pullup
- PPD** software-programmable pulldown

(2) '38 designates the TPS659038-Q1 and '39 designates TPS659039-Q1

## Pin Functions (continued)

PIN		I/O	FUNCTION AVAILABILITY		DESCRIPTION	CONNECTION IF NOT USED OR NOT AVAILABLE	PU/PD <sup>(1)</sup>
NAME	NO.		'38 <sup>(2)</sup>	'39 <sup>(2)</sup>			
SMPS1_2_FDBK_GND	C12	I	√	√	Ground-sense (feedback) input for SMPS1 and SMPS2	Ground	—
SMPS3_GND	H10	—	√	√	Power ground connection for SMPS3	Ground	—
	J9						
	J10						
SMPS3_IN	H11	I	√	√	Power input for SMPS3	System supply	—
	H12						
	H13						
SMPS3_SW	J11	O	√	√	Switch node of SMPS3; connect output inductor	Floating	—
	J12						
	J13						
SMPS3_FDBK	K13	I	√	√	Output voltage-sense (feedback) input for SMPS3	Floating	—
SMPS4_GND	F4	—	√	√	Power ground connection for SMPS4	Ground	—
	G4						
	G5						
SMPS4_IN	F1	I	√	√	Power input for SMPS4	System supply	—
	F2						
	F3						
SMPS4_SW	G1	O	√	√	Switch node of SMPS4; connect output inductor	Floating	—
	G2						
	G3						
SMPS4_5_FDBK	K2	I	√	√	Output voltage-sense (feedback) input for SMPS4 and SMPS5	Ground	—
SMPS4_5_FDBK_GND	K3	I	√	√	Ground-sense (feedback) input for SMPS4 and SMPS5	Ground	—
SMPS5_GND	H4	—	√	√	Power ground connection for SMPS5	Ground	—
	H5						
	J4						
SMPS5_IN	J1	I	√	√	Power input for SMPS5	System supply	—
	J2						
	J3						
SMPS5_SW	H1	O	√	√	Switch node of SMPS5; connect output inductor	Floating	—
	H2						
	H3						
SMPS6_GND	L5	—	√	√	Power ground connection for SMPS6	Ground	—
	L6						
SMPS6_IN	M6	I	√	√	Power input for SMPS6	System supply	—
	N6						
SMPS6_SW	M5	O	√	√	Switch node of SMPS6 connect output inductor	Floating	—
	N5						
SMPS6_FDBK	K6	I	√	√	Output voltage sense (feedback) input for SMPS6	Ground	—
SMPS7_GND	D4	—	√	√	Power ground connection for SMPS7	Ground	—
	D5						
	E4						
SMPS7_IN	E1	I	√	√	Power input for SMPS7	System supply	—
	E2						
	E3						
SMPS7_SW	D1	O	√	√	Switch node of SMPS7; connect output inductor	Floating	—
	D2						
	D3						
SMPS7_FDBK	B1	I	√	√	Output voltage-sense (feedback) input for SMPS7	Floating	—
SMPS8_GND	L9	—	√	√	Power ground connection for SMPS8	Ground	—
	L10						
SMPS8_IN	M9	I	√	√	Power input for SMPS8	System supply	—
	N9						
SMPS8_SW	M10	O	√	√	Switch node of SMPS8 connect output inductor	Floating	—
	N10						

**Pin Functions (continued)**

PIN		I/O	FUNCTION AVAILABILITY		DESCRIPTION	CONNECTION IF NOT USED OR NOT AVAILABLE	PU/PD <sup>(1)</sup>
NAME	NO.		'38 <sup>(2)</sup>	'39 <sup>(2)</sup>			
SMPS8_FDBK	L11	I	√	√	Output voltage-sense (feedback) input for SMPS8	Ground	—
SMPS9_GND	L7	—	√	√	Power ground connection for SMPS9	Ground	—
	L8						
SMPS9_IN	M8	I	√	√	Power input for SMPS9	System supply	—
	N8						
SMPS9_SW	M7	O	√	√	Switch node of SMPS9 connect output inductor	Floating	—
	N7						
SMPS9_FDBK	J8	I	√	√	Output voltage-sense (feedback) input for SMPS9	Ground	—
<b>LOW DROPOUT REGULATORS</b>							
LDO1_OUT	C6	O	√	√	LDO1 output voltage	Floating	—
LDO12_IN	A6	I	√	√	Power input voltage for LDO1 and LDO2 regulators	System supply	—
LDO2_OUT	B6	O	√	√	LDO2 output voltage	Floating	—
LDO3_OUT	K11	O	√	√	LDO3 output voltage	Floating	—
LDO34_IN	L12	I	√	√	Power input voltage for LDO3 and LDO4 regulators	System supply	—
	L13						
LDO4_OUT	K12	O	√		LDO4 output voltage	Floating	—
LDO5_OUT	K4	O	√		LDO5 output voltage	Floating	—
LDO58_IN	M4	I	√		Power input voltage for LDO5 and LDO8 regulators	System supply	—
	N4						
LDO6_IN	N3	I	√		Power input voltage for LDO6 regulator	System supply	—
LDO6_OUT	L4	O	√		LDO6 output voltage	Floating	—
LDO7_LDOUSB_IN	A10	I	√	√	Power input voltage for LDO7 and LDOUSB (LDOUSB_IN1) regulators	System supply	—
LDO7_OUT	C9	O	√		LDO7 output voltage	Floating	—
LDO8_OUT	K5	O	√		LDO8 output voltage	Floating	—
LDO9_IN	C4	I	√	√	Power input voltage for LDO9 regulator	System supply	—
LDO9_OUT	A5	O	√	√	LDO9 output voltage	Floating	—
LDOUSB_IN2	A9	I	√	√	Power input voltage 2 for LDOUSB regulator	System supply	—
LDOUSB_OUT	B9	O	√	√	LDOUSB output voltage	Floating	—
<b>LOW NOISE DROPOUT REGULATORS</b>							
LDOLN_IN	C5	I	√	√	Power input voltage for LDOLN regulator	System supply	—
LDOLN_OUT	B5	O	√	√	LDOLN output voltage	Floating	—
<b>LOW-DROPOUT REGULATORS (INTERNAL)</b>							
LDOVANA_OUT	C8	O	√	√	LDOVANA output voltage	N/A	—
LDOVRTC_OUT	A8	O	√	√	LDOVRTC output voltage. For silicon revisions 1.3 or earlier, rapid power off and on requires a pulldown resistor on the LDOVRTC_OUT pin. See 6.4.11 for more details.	N/A	—
<b>SIGMA-DELTA GPADC</b>							
GPADC_IN0	B2	I	√	√	GPADC input 0	Ground	—
GPADC_IN1	C2	I	√	√	GPADC input 1	Ground	—
GPADC_IN2	C3	I	√	√	GPADC input 2	Ground	—
GPADC_VREF	B4	O	√	√	GPADC output reference voltage	Floating	—
<b>CLOCKING</b>							
CLK32KGO	M11	O	√	√	32-kHz digital-gated output clock available when VIO_IN input supply is present	Floating	—
OSC16MCAP	C1	O	√	√	Filtering capacitor for the 16-MHz crystal oscillator	Floating	—
OSC16MIN	A3	I	√	√	16-MHz crystal oscillator input or digital clock input	Floating or Ground in Bypass Mode	—
OSC16MOUT	A2	O	√	√	16-MHz crystal oscillator output or floating in case of digital clock	Floating	—
SYNDCDC	B8	I	√	√	Sync pin to sync DC-DCs with external clock	Ground	-
<b>SYSTEM CONTROL</b>							
BOOT0	L3	I	√	√	Boot ball 0 for power-up sequence selection	Ground or VRTC	—
BOOT1	K7	I	√	√	Boot ball 1 for power-up sequence selection	Ground or VRTC	—
ENABLE1	J5	I	√	√	Peripheral power request input 1	Floating	PPU
							PPD <sup>(3)</sup>
GPIO_0	B12	I/O	√	√	General-purpose input <sup>(3)</sup> or output	Ground or VSYS (VCC1)	PPD

(3) Default option

Pin Functions (continued)

PIN		I/O	FUNCTION AVAILABILITY		DESCRIPTION	CONNECTION IF NOT USED OR NOT AVAILABLE	PU/PD <sup>(1)</sup>
NAME	NO.		'38 <sup>(2)</sup>	'39 <sup>(2)</sup>			
GPIO_1	C13	I/O	√	√	<b>Primary function:</b> General-purpose input <sup>(3)</sup> or output	Floating	PPU
		O	√	√	<b>Secondary function:</b> VBUSDET - VBUS detection	Floating	PPD
GPIO_2	A12	I/O	√	√	General-purpose input <sup>(3)</sup> or output	Floating	PPU
		O	√	√	<b>Secondary function:</b> REGEN2 — External regulator enable output 2	Floating	PPD
GPIO_3	H9	I	√	√	General-purpose input <sup>(3)</sup> or output	Ground	PPD
GPIO_4	K10	I/O	√	√	<b>Primary function:</b> General-purpose input <sup>(3)</sup> or output	Floating	PPU
		O	√	√	<b>Secondary function:</b> SYSEN1 — External system enable	Floating	PPD <sup>(3)</sup>
GPIO_5	C10	I/O	√	√	<b>Primary function:</b> General-purpose input <sup>(3)</sup> or output	Ground	PPU
		O	√	√	<b>Secondary function:</b> CLK32KGO1V8 — 32-kHz digital-gated output clock available when VRTC is present	Floating	PPD <sup>(3)</sup>
GPIO_6	N11	I/O	√	√	<b>Primary function:</b> General-purpose input <sup>(3)</sup> or output	Floating	PPU
		O	√	√	<b>Secondary function:</b> SYSEN2 — External system enable	Floating	PPD <sup>(3)</sup>
GPIO_7	G9	I/O	√	√	<b>Primary function:</b> General-purpose input <sup>(3)</sup> or output	Ground or VRTC	PPD
		I	√	√	<b>Secondary function:</b> POWERHOLD input	Ground or VRTC	PPD <sup>(3)</sup>
I2C1_SCL_SCK	L1	I/O	√	√	Control I <sup>2</sup> C serial clock (external pullup) and SPI clock signal	Floating	—
I2C1_SDA_SDI	L2	I/O	√	√	Control I <sup>2</sup> C serial bidirectional data (external pullup) and SPI data signal	Floating	—
I2C2_SDA_SDO	H8	I/O	√	√	DVS I <sup>2</sup> C serial bidirectional data (external pullup) and SPI data read signal or I <sup>2</sup> C serial bidirectional data (external pullup)	Floating	—
I2C2_SCL_SCE	M3	I/O	√	√	DVS I <sup>2</sup> C serial clock (external pullup) and SPI enable signal or I <sup>2</sup> C serial clock (external pullup)	Floating	—
INT	K1	O	√	√	Maskable interrupt output request to the host processor	N/A	—
NRESWARM	E6	I	√	√	Warm reset input	Floating	PPU <sup>(3)</sup>
NSLEEP	E5	I	√	√	NSLEEP request signal	Floating	PPU <sup>(3)</sup>
							PPD
RPWRON	C11	I	√	√	External remote switch-on event	Floating	PU
PWRDOWN	K8	I	√	√	Power-down signal	Floating	PPD
PWRON	G8	I	√	√	External power-on event (on-button switch-on event)	Floating	PU
REGEN1	F8	O	√	√	External regulator enable output 1	Floating	—
RESET_IN	K9	I	√	√	Reset input	Floating	PPD
RESET_OUT	G6	O	√	√	System reset/power on output (Low—Reset, High—Active or Sleep)	Floating	—
<b>POWER DETECTION</b>							
POWERGOOD	J7	O	√	√	Indication signal for valid regulator output voltages	Floating	—
VBUS	D8	I	√	√	VBUS Detection Voltage	Ground	—
VCC_SENSE	B3	I	√	√	System supply sense line	System supply	—
VCC_SENSE2	A11	I	√	√	System supply sense line	System supply	—
<b>PROGRAMMING, TESTING</b>							
VPROG	N12	I	√	√	Primary function: OTP programming voltage	Ground or Floating	—
		O	√	√	Secondary function: TESTV	Floating	—
<b>POWER SUPPLIES</b>							
GND_ANA	A7	—	√	√	Analog power ground	Ground	—
	E7						
	F5						
	M13						
GND_DIG	M12	—	√	√	Digital power ground	Ground	—

**Pin Functions (continued)**

PIN		I/O	FUNCTION AVAILABILITY		DESCRIPTION	CONNECTION IF NOT USED OR NOT AVAILABLE	PU/PD <sup>(1)</sup>
NAME	NO.		'38 <sup>(2)</sup>	'39 <sup>(2)</sup>			
PBKG	A1	—	√	√	Substrate ground	Ground	—
	A13						
	B10						
	B11						
	D6						
	D7						
	E8						
	F6						
	F7						
	G7						
	H6						
	H7						
	J6						
	M1						
M2							
N1							
N13							
VCC1	C7	I	√	√	Analog input voltage supply	System supply	—
VIO_GND	N2	—	√	√	Digital ground connection	Ground	—
VIO_IN	D9	I	√	√	Digital supply input for GPIOs and I/O supply voltage	System supply	—

### 4.2 Device Ball Mapping – 13 x 13 nFBGA, 169 Balls, 0,8-mm Pitch

Figure 4-2 shows the nFBGA package ball mapping of the TPS659038-Q1 device and Figure 4-3 shows the nFBGA package ball mapping of the TPS659039-Q1 device.

	A	B	C	D	E	F	G	H	J	K	L	M	N	
13	PBKG	SMPS1_2_FDBK	GPIO_1	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	SMPS3_FDBK	LDO34_IN	GND_ANA	PBKG	13
12	GPIO_2	GPIO_0	SMPS1_2_FDBK_GND	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	LDO4_OUT	LDO34_IN	GND_DIG	VPROG	12
11	VCC_SENSE2	PBKG	RPWRON	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	LDO3_OUT	SMPS8_FDBK	CLK32KGO	GPIO_6	11
10	LDO7_LDOUSB_IN	PBKG	GPIO_5	SMPS1_GND	SMPS1_GND	SMPS2_GND	SMPS2_GND	SMPS3_GND	SMPS3_GND	GPIO_4	SMPS8_GND	SMPS8_SW	SMPS8_SW	10
9	LDOUSB_IN2	LDOUSB_OUT	LDO7_OUT	VIO_IN	SMPS1_GND	SMPS2_GND	GPIO_7	GPIO_3	SMPS3_GND	RSET_IN	SMPS8_GND	SMPS8_IN	SMPS8_IN	9
8	LDOVRTC_OUT	SYNCDcdc	LDOVANA_OUT	VBUS	PBKG	REGEN1	PWRON	I2C2_SDA_SDO	SMPS9_FDBK	PWRDOWN	SMPS9_GND	SMPS9_IN	SMPS9_IN	8
7	GND_ANA	VBG	VCC1	PBKG	GND_ANA	PBKG	PBKG	PBKG	POWERGOOD	BOOT1	SMPS9_GND	SMPS9_SW	SMPS9_SW	7
6	LDO12_IN	LDO2_OUT	LDO1_OUT	PBKG	NRESWARM	PBKG	RESET_OUT	PBKG	PBKG	SMPS6_FDBK	SMPS6_GND	SMPS6_IN	SMPS6_IN	6
5	LDO9_OUT	LDOLN_OUT	LDOLN_IN	SMPS7_GND	NSLEEP	GND_ANA	SMPS4_GND	SMPS5_GND	ENABLE1	LDO8_OUT	SMPS6_GND	SMPS6_SW	SMPS6_SW	5
4	REFGND1	GPADC_VREF	LDO9_IN	SMPS7_GND	SMPS7_GND	SMPS4_GND	SMPS4_GND	SMPS5_GND	SMPS5_GND	LDO5_OUT	LDO6_OUT	LDO58_IN	LDO58_IN	4
3	OSC16MIN	VCC_SENSE	GPADC_IN2	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	SMPS4_5_FDBK_GND	BOOT0	I2C2_SCL_SCE	LDO6_IN	3
2	OSC16MOUT	GPADC_IN0	GPADC_IN1	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	SMPS4_5_FDBK	I2C1_SDA_SDI	PBKG	VIO_GND	2
1	PBKG	SMPS7_FDBK	OSC16MCAP	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	INT	I2C1_SCL_SCK	PBKG	PBKG	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	

Figure 4-2. Top-View Ball Mapping for TPS659038-Q1 – nFBGA 13 x 13, 169 Balls, 0,8-mm Pitch

	A	B	C	D	E	F	G	H	J	K	L	M	N	
13	PBKG	SMPS1_2_FDBK	GPIO_1	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	SMPS3_FDBK	LDO34_IN	GND_ANA	PBKG	13
12	GPIO_2	GPIO_0	SMPS1_2_FDBK_GND	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	NC	LDO34_IN	GND_DIG	VPROG	12
11	VCC_SENSE2	PBKG	RPWRON	SMPS1_IN	SMPS1_SW	SMPS2_SW	SMPS2_IN	SMPS3_IN	SMPS3_SW	LDO3_OUT	SMPS8_FDBK	CLK32KGO	GPIO_6	11
10	LDOUSB_IN1	PBKG	GPIO_5	SMPS1_GND	SMPS1_GND	SMPS2_GND	SMPS2_GND	SMPS3_GND	SMPS3_GND	GPIO_4	SMPS8_GND	SMPS8_SW	SMPS8_SW	10
9	LDOUSB_IN2	LDOUSB_OUT	NC	VIO_IN	SMPS1_GND	SMPS2_GND	GPIO_7	GPIO_3	SMPS3_GND	RSET_IN	SMPS8_GND	SMPS8_IN	SMPS8_IN	9
8	LDOVRTC_OUT	SYNCDCC	LDOVANA_OUT	VBUS	PBKG	REGEN1	PWRON	I2C2_SDA_SDO	SMPS9_FDBK	PWRDOWN	SMPS9_GND	SMPS9_IN	SMPS9_IN	8
7	GND_ANA	VBG	VCC1	PBKG	GND_ANA	PBKG	PBKG	PBKG	PWRGOOD	BOOT1	SMPS9_GND	SMPS9_SW	SMPS9_SW	7
6	LDO12_IN	LDO2_OUT	LDO1_OUT	PBKG	NRESWARM	PBKG	RESET_OUT	PBKG	PBKG	SMPS6_FDBK	SMPS6_GND	SMPS6_IN	SMPS6_IN	6
5	LDO9_OUT	LDOLN_OUT	LDOLN_IN	SMPS7_GND	NSLEEP	GND_ANA	SMPS4_GND	SMPS5_GND	ENABLE1	NC	SMPS6_GND	SMPS6_SW	SMPS6_SW	5
4	REFGND1	GPADC_VREF	LDO9_IN	SMPS7_GND	SMPS7_GND	SMPS4_GND	SMPS4_GND	SMPS5_GND	SMPS5_GND	NC	NC	LDO58_IN	LDO58_IN	4
3	OSC16MIN	VCC_SENSE	GPADC_IN2	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	SMPS4_5_FDBK_GND	BOOT0	I2C2_SCL_SCE	LDO6_IN	3
2	OSC16MOUT	GPADC_IN0	GPADC_IN1	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	SMPS4_5_FDBK	I2C1_SDA_SDI	PBKG	VIO_GND	2
1	PBKG	SMPS7_FDBK	OSC16MCAP	SMPS7_SW	SMPS7_IN	SMPS4_IN	SMPS4_SW	SMPS5_SW	SMPS5_IN	INT	I2C1_SCL_SCK	PBKG	PBKG	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	

**Figure 4-3. Top-View Ball Mapping for TPS659039-Q1 – nFBGA 13 x 13, 169 Balls, 0,8-mm Pitch**

### 4.3 Signal Descriptions

**Table 4-1. Summary of Digital Signals and Some Dedicated Analog Signals**

SIGNAL NAME	POWER DOMAIN / TOLERANCE LEVEL	I/O	INPUT PU/PD <sup>(1)</sup>	OTP PU/PD SELECTION	OUTPUT TYPE SELECTION	ACTIVE HI/LO	OTP POLARITY SELECTION
PWRON	VSYS (VCC1)	Input	PU fixed	N/A (fixed)	N/A (input)	Low	No
RPWRON	VSYS (VCC1)	Input	PU fixed	N/A (fixed)	N/A (input)	Low	No
PWRDOWN	VRTC, fail-safe (5.25-V tolerance)	Input	PPD <sup>(2)</sup> (Optional Ext.PU)	Yes	N/A (input)	Low or high <sup>(2)</sup>	Yes
POWERGOOD	VRTC	Output	N/A (output)	N/A (output)	Open-drain	Low or high <sup>(2)</sup>	Yes
BOOT0	VRTC	Input	No	No	N/A (input)	Boot conf.	No
BOOT1	VRTC	Tri-level input	PPU/PPD <sup>(2)</sup>	No	N/A (input)	Boot conf.	No
GPIO_0	VRTC, fail-safe (5.25-V tolerance)	Input <sup>(2)</sup> /output	PPD <sup>(2)</sup>	Yes	Open-drain	Low or high	No
GPIO_1 (primary function)	VSYS	Input <sup>(2)</sup> /output	PPU/PPD <sup>(2)</sup>	Yes	Push-pull <sup>(2)</sup> or open- drain	Low or high	No
GPIO_1 secondary function: VBUSDET		Output	N/A (output)	N/A (output)	Push-pull <sup>(2)</sup> or open- drain	High	
GPIO_2 (primary function)	VSYS	Input <sup>(2)</sup> /output	PPU/PPD <sup>(2)</sup>	Yes	Push-pull <sup>(2)</sup> or open- drain	Low or high	No
GPIO_2 secondary function: REGEN2		Output	N/A (output)	N/A (output)	Push-pull <sup>(2)</sup> or open- drain	High	
GPIO_3	VRTC, fail-safe (5.25-V tolerance)	Input <sup>(2)</sup> /output	PPD <sup>(2)</sup>	Yes	Open-drain	Low or high <sup>(2)</sup>	Yes
GPIO_4 (primary function)	VIO (VIO_IN)	Input <sup>(2)</sup> /output	PPU/PPD <sup>(2)</sup>	No	Push-pull	Low or high	No
GPIO_4 secondary function: SYSEN1		Output	N/A (output)	N/A (output)		High	
GPIO_5 (primary function)	VRTC	Input <sup>(2)</sup> /output	PPU/PPD <sup>(2)</sup>	No	Push-pull <sup>(2)</sup> or open- drain	Low or high	No
GPIO_5 secondary function: CLK32KGO1V8 or SYNCCLKOUT		Output	N/A (output)	N/A (output)	Push-pull	Toggling	No
GPIO_6 (primary function)	VIO (VIO_IN)	Input <sup>(2)</sup> /output	PPU/PPD <sup>(2)</sup>	No	Push-pull	Low or high	No
GPIO_6 secondary function: SYSEN2		Output	N/A (output)	N/A (output)		High	

(1) Pullup and pulldown resistors: PU = Pullup, PD = Pulldown, PPU = Software-programmable pullup, PPD = Software-programmable pulldown.

(2) Default option.

**Table 4-1. Summary of Digital Signals and Some Dedicated Analog Signals (continued)**

SIGNAL NAME	POWER DOMAIN / TOLERANCE LEVEL	I/O	INPUT PU/PD <sup>(1)</sup>	OTP PU/PD SELECTION	OUTPUT TYPE SELECTION	ACTIVE HI/LO	OTP POLARITY SELECTION
GPIO_7 (primary function)	VRTC, fail-safe (5.25-V tolerance)	Input <sup>(2)</sup> /output	PPD <sup>(2)</sup>	Yes	Open-drain	Low or high	No
GPIO_7 secondary function: POWERHOLD		Input	PD fixed	No	N/A (input)	High	
NSLEEP	VRTC	Input	PPU <sup>(2)</sup> /PPD	No	N/A (input)	Low <sup>(2)</sup> or high	No but software possible
ENABLE1	VIO (VIO_IN)	Input	PPU/PPD <sup>(2)</sup>	No	N/A (input)	Low or high <sup>(2)</sup>	No but software possible
REGEN1	VSYS (VCC1)	Output	N/A (output)	N/A (output)	Push-pull or open- drain (OTP selection)	High	No
RESET_IN	VRTC, fail-safe (5.25-V tolerance)	Input	PPD <sup>(2)</sup>	Yes	N/A (input)	Low <sup>(2)</sup> or high	Yes
RESET_OUT	VIO (VIO_IN)	Output	N/A (output)	N/A (output)	Push-pull	Low	No
NRESWARM	VRTC	Input	PPU <sup>(2)</sup>	No	N/A (input)	Low	No
INT	VIO (VIO_IN)	Output	N/A (output)	N/A (output)	Push-pull <sup>(2)</sup> or open- drain	Low <sup>(2)</sup> or high	No but software possible
CLK32KGO	VIO (VIO_IN)	Output	N/A (output)	N/A (output)	Push-pull	Toggling	No
I2C1_SDA_SDI	VIO (VIO_IN)	Input/output	No	No	Open-drain	High (I <sup>2</sup> C)	Yes (I <sup>2</sup> C/SPI)
I2C1_SCL_SCK	VIO (VIO_IN)	Input	No	No	N/A (input)	High (I <sup>2</sup> C)	Yes (I <sup>2</sup> C/SPI)
I2C2_SCL_SCE	VIO (VIO_IN)	Input	No	No	N/A (input)	High (I <sup>2</sup> C)	Yes (I <sup>2</sup> C/SPI)
I2C2_SDA_SD0	VIO (VIO_IN)	Input/output	No	No	Open-drain (I <sup>2</sup> C) or Push- pull (SPI)	High (I <sup>2</sup> C)	Yes (I <sup>2</sup> C/SPI)
GPADC_IN0	VRTC	Input	No	No	N/A (analog)	Analog	No
GPADC_IN1	VANA	Input	No	No	N/A (analog)	Analog	No
GPADC_IN2	VANA	Input	No	No	N/A (analog)	Analog	No
GPADC_VREF	VANA	Output	No	No	N/A (analog)	Analog	No
OSC16MIN	VRTC	Input	No	No	N/A (analog)	Analog	No
OSC16MOUT	VRTC	Output	No	No	N/A (analog)	Analog	No
VCC_SENSE2	VSYS (VCC1)	Input	No	No	N/A (analog)	Analog	No
VCC_SENSE	VSYS (VCC1)	Input	No	No	N/A (analog)	Analog	No

## 5 Specifications

### 5.1 Absolute Maximum Ratings

See<sup>(1)</sup> (2).

		MIN	MAX	UNIT	
Voltage	Voltage on VCC1 pins	-0.3	6	V	
	Voltage on VCC_SENSE, VCC_SENSE2 pins	-0.3	7	V	
	All LDOs and SMPS supply voltage input pins (except LDOUSB_IN2)	-0.3	6	V	
	Voltage on SMPSx_SW pins, 10 ns transient	-2	7	V	
	All SMPS-related input pins _FDBK	-0.3	3.6	V	
	LDOUSB regulator LDOUSB_IN2 input voltage	-0.3	20	V	
	I/O digital supply voltage (VIO_IN with respect to VIO_GND)	-0.3 VIO <sub>max</sub> + 0.3	VIO <sub>max</sub> + 0.3	V	
	VBUS	-2	20	V	
	Voltage on the GPADC pins: GPADC_IN0, GPADC_IN1	-0.3	5.25	V	
	Voltage on the GPADC pins: GPADC_IN2	-0.3	2.5	V	
	OTP supply voltage VPROG	-0.3	20	V	
	Voltage on VRTC digital input pins	Without fail-safe	-0.3	2.15	V
		With fail-safe	-0.3	5.25	
	Voltage on VIO digital input pins (VIO_IN pin reference)	-0.3	VIO <sub>max</sub> + 0.3	V	
Voltage on VSYS digital input pins (VCC1 pin reference)	-0.3	6	V		
Current	Peak output current on all pins other than power resources	-5	5	mA	
	Power pins, nFBGA		1	A	
	Buck SMPS, SMPSx_IN, SMPSx_SW, and SMPSx_OUT total per phase		4	A	
	LDOs		1	A	
Junction temperature range, T <sub>J</sub>		-45	150	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.
- (2) When operating the TPS659038-Q1 and TPS659039-Q1 devices without an external crystal, each SMPS regulating an output voltage greater than 1.8 V must be disabled before VCC is removed. Lowering VCC below the programmed VSYS\_LO level while any SMPS is regulating an output voltage above 1.8 V may cause damage to the device.

### 5.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge			
	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
	Charge device model (CDM), per AEC Q100-011	Corner pins (A1, A13, N1, and N13)	±750	V
		Pins B4, B7, H8, L1, L2, M3	±450	
All other pins		±500		

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
All system voltage input pins, VCC1 (named VSYS in the specification)	3.135	3.8	5.25	V
VCC_SENSE and VCC_SENSE2, HIGH_VCC_SENSE = 0 (if measured with GPADC, see also 表 6-1)	3.135		VCC1	V
VCC_SENSE and VCC_SENSE2, HIGH_VCC_SENSE = 1 (if measured with GPADC, see also 表 6-1)	3.135		VCC1 – 1	V
All LDO-related input pins, _IN (except LDOUSB) <sup>(1)</sup>	1.75	3.8	5.25	V
LDOUSB_IN1	3.6		5.25	V
LDOUSB_IN2	4.3		5.25	V
All SMPS-related input pins, _IN	3.135	3.8	5.25	V
All SMPS-related input pins, _FDBK	0		V <sub>Omax</sub> + 0.3	V
All SMPS-related input pins, _FDBK_GND	–0.3		0.3	V
I/O digital supply voltage, VIO_IN, for 1.8-V Mode	1.71	1.8	1.89	V
I/O digital supply voltage, VIO_IN, for 3.3-V Mode	3.135	3.3	3.465	V
Voltage on the GPADC pins, GPADC_IN0, GPADC_IN1	0		1.25	V
Voltage on the GPADC pins GPADC_IN2 pin	0		2.5	V
Voltage on the crystal oscillator pin, OSC16MIN	–0.7	LDOVRT C	1.85	V
OTP supply voltage, VPROG	0	8	10	V
Voltage on VRTC digital input pins	0	LDOVRT C	1.85	V
Voltage on VIO digital input pins (VIO_IN pin reference)	0	VIO	VIO <sub>max</sub>	V
Voltage on VSYS digital input pins (VCC1 pin reference)	0	3.8	5.25	V
Lead temperature (soldering, 10 seconds)		260		°C
Operating free-air temperature <sup>(2)</sup>	–40	27	85	°C
Operating junction temperature, T <sub>J</sub>	–40	27	125	°C

(1) Does not include LDO1 and LDO2 minimum input voltages.

(2) Additional cooling strategies may be necessary to maintain junction temperature at recommended limits.

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS659038-Q1 TPS659039-Q1	UNIT
		ZWS (NFBGA)	
		169 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	36.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	6.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	18.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	18.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

### 5.5 Electrical Characteristics: Latch Up Rating

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>LU</sub>	Latch up current Class 2	I <sup>2</sup> C / SPI pins			90	mA
		LDOVANA_OUT pin	–60			
		All other pins			100	

## 5.6 Electrical Characteristics: LDO Regulator

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Input filtering capacitance (C29, C30, C31, C32, C33, C34)	Connected from LDOx_IN to GND. Shared input tank capacitance (depending on platform requirements)	0.6	2.2		$\mu\text{F}$	
Output filtering capacitance (C35, C36, C37, C38, C39, C40, C41, C42, C43, C45, C46, C47) <sup>(1)</sup>	Connected from LDOx_OUT to GND (Except LDO9)	0.6	2.2	2.7	$\mu\text{F}$	
LDO9 Output filtering capacitance (C44) <sup>(1)</sup>	Connected from LDO9_OUT to GND	0.6	2.2	2.7	$\mu\text{F}$	
	Connected from LDO9_OUT to GND. LDO9 configured in BYPASS MODE (LDO9_CTRL.LDO_PYPASS_EN = 1)	0.6	1	1.2		
LDO6 inductive load (LDO6)	Connected between LDO6 output (LDO6_OUT) and GND	70	350	700	$\mu\text{H}$	
LDO6 load resistance (LDO6)		15	40	50	$\Omega$	
$C_{\text{ESR}}$	Filtering capacitor ESR	< 100 kHz	20	100	600	m $\Omega$
		$1 \leq \text{MHz } f \leq 10 \text{ MHz}$	1	10	20	m $\Omega$
$V_{\text{I(LDOx)}}$	Input voltage	LDO1, LDO2	$0.9\text{V} \leq V_O \leq 2.15\text{V}$	1.2	VCC1	V
			$2.2\text{V} \leq V_O \leq 3.3\text{V}$	1.2	5.25	
	LDOLN, LDO3, LDO4, LDO5, LDO6, LDO7, LDO8	$0.9\text{V} \leq V_O \leq 2.15\text{V}$	1.75	VCC1		
		$2.2\text{V} \leq V_O \leq 3.3\text{V}$	1.75	5.25		
	LDO9	$0.9\text{V} \leq V_O \leq 1.75\text{V}$	1.75	VCC1		
		$1.8\text{V} \leq V_O \leq 3.3\text{V}$	1.75	5.25		
Bypass Mode		1.75	3.6			
$V_{\text{I(LDOUSB1)}}$	Input voltage	LDOUSB from LDOUSB_IN1	$0.9\text{V} \leq V_O \leq 2.15\text{V}$	3.6	VCC1	
			$2.2\text{V} \leq V_O \leq 3.3\text{V}$	3.6	5.25	
$V_{\text{I(LDOUSB2)}}$	Input voltage	LDOUSB from LDOUSB_IN2	$0.9\text{V} \leq V_O \leq 2.15\text{V}$	4.3	VCC1	
			$2.2\text{V} \leq V_O \leq 3.3\text{V}$	4.3	5.25	
$V_{\text{CC(1)}}$	Input voltage	VCC1 used for internal power supply	3.135	3.8	5.25	
$V_{\text{O(LDOx)}}$	LDO output voltage programmable <sup>(2)</sup> (except LDOVRTC and LDOVANA)	$V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$	0.9		3.3	
		Step size		50		mV
$T_{\text{DCOV(LDOx)}}$	Total DC output voltage accuracy, including voltage references, DC load and line regulations, process and temperature	All LDOs except LDO3, LDO4, LDOVANA, and LDOVRTC	$0.99 \times V_{\text{O(LDOx)}} - 0.014$		$1.006 \times V_{\text{O(LDOx)}} + 0.014$	
		LDO3, LDO4: $I_O \leq 200 \text{ mA}$	$0.99 \times V_{\text{O(LDOx)}} - 0.014$		$1.006 \times V_{\text{O(LDOx)}} + 0.014$	
		LDO3, LDO4: $200 \text{ mA} < I_O \leq 300 \text{ mA}$	$0.99 \times V_{\text{O(LDOx)}} - 0.018$		$1.006 \times V_{\text{O(LDOx)}} + 0.018$	
		LDOVRTC_OUT	1.726	1.8	1.850	
		LDOVANA_OUT	2.002	2.093	2.119	
$V_{\text{DROPOUT(LDOx)}}$	Dropout voltage <sup>(3)</sup>	LDO1, LDO2: $I_O = I_{\text{Omax}}$			150	
		LDO3, LDO4: $I_O = 200 \text{ mA}$			290	
		LDO3, LDO4: $I_O = I_{\text{Omax}}$			550	
		LDO5, LDO6, LDO7, LDO8: $I_O = I_{\text{Omax}}$			290	
		LDO9: $I_O = I_{\text{Omax}}$			230	
		LDOLN: $I_O = I_{\text{Omax}}$			150	
		LDOLN: $I_O = 100 \text{ mA}$ (Functional, not low-noise performance)			290	
		LDOUSB – From LDOUSB_IN1: $I_O = I_{\text{Omax}}$			200	
LDOUSB – From LDOUSB_IN2: $I_O = I_{\text{Omax}}$			900			
$V_{\text{DROPOUT(LDOx)}}$	Dropout voltage (internal LDOs)	LDOVRTC, LDOVANA: $I_O = I_{\text{Omax}}$			150	
$I_{\text{O(LDOx)}}$	Output current	LDO1, LDO2, LDO3, LDO4			300	
		LDO5, LDO6, LDO7			200	
		LDO8			170	
		LDO9, LDOLN			50	
		LDOUSB			100	
$I_{\text{O(LDOx)}}$	Output current, internal LDOs	LDOVANA			10	
		LDOVRTC			25	

(1) Additional information about how this parameter is specified is located in the 7.2.2 section.

(2) LDO output voltages are programmed separately.

(3)  $D_{\text{V(LDOx)}} = V_{\text{I}} - V_{\text{O}}$ , where  $V_{\text{O}} = V_{\text{Onom}} - 2\%$

**Electrical Characteristics: LDO Regulator (continued)**

 Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{\text{SHORT(LDOx)}}$	LDO current limitation	LDO1, LDO2	380	600	1800	mA
		LDO3, LDO4, LDO5, LDO6, LDO7, LDO8	400	650	1300	
		LDO9	120	200	400	
		LDOUSB	120	250	600	
		LDOLN	150	325	740	
		LDOVANA	100	250	400	
		LDOVRTC	55	250	400	
LDO inrush current		LDO1, LDO2			500	mA
$\Delta V_{\text{O(AV)(DC)}}$	DC load regulation $\Delta V_{\text{O}}$	$I_{\text{O}} = 0$ to $I_{\text{Omax}}$ at pin, LDO1, LDO2		4	16	mV
		$I_{\text{O}} = 0$ to 200 mA at pin, LDO3, LDO4		4	14	
		$I_{\text{O}} = 0$ to $I_{\text{Omax}}$ at pin, LDO3, LDO4		4	18	
		$I_{\text{O}} = 0$ to $I_{\text{Omax}}$ at pin, all other LDOs		4	14	
$\Delta V_{\text{O(AV)(DC)}}$	DC line regulation, except VRTC, $\Delta V_{\text{O}} / V_{\text{O}}$	$V_{\text{I}} = V_{\text{Imin}}$ to $V_{\text{Imax}}$ , $I_{\text{O}} = I_{\text{Omax}}$		0.1%	0.2%	
		$V_{\text{SYS}} = V_{\text{SYSmin}}$ to $V_{\text{SYSmax}}$ , $I_{\text{O}} = I_{\text{Omax}}$ . VIN constant (LDO preregulated), $V_{\text{O}} \leq 2.2$ V		0.3%	0.75%	
$\text{DC}_{\text{LNR(LDOVRTC)}}$	DC line regulation on LDOVRTC, $\Delta V_{\text{O}} / V_{\text{O}}$	$V_{\text{SYS}} = V_{\text{SYSmin}}$ to $V_{\text{SYSmax}}$ , $I_{\text{O}} = I_{\text{Omax}}$			1%	
Bypass resistance of LDO9		$V_{\text{I}} \geq 2.7$ V, programmed to BYPASS			4.2	$\Omega$
$t_{\text{on}}$	Turnon time	$I_{\text{O}} = 0$ , $V_{\text{O}} = 0.1$ V up to $V_{\text{Omin}}$		100	500	$\mu\text{s}$
$t_{\text{off}}$	Turnoff time (except VRTC)	$I_{\text{O}} = 0$ , $V_{\text{O}}$ down to $10\% \times V_{\text{O}}$		250	500	$\mu\text{s}$
$R_{\text{DIS}}$	Pulldown discharge resistance at LDO output, except LDOVRTC	OFF mode, pulldown enabled and LDO disabled. Also applies to bypass mode	30		125	$\Omega$
PSRR	Power supply ripple rejection, LDO1, LDO2	$f = 217$ Hz, $I_{\text{O}} = I_{\text{Omax}}$	55	90		dB
		$f = 50$ kHz, $I_{\text{O}} = I_{\text{Omax}}$	28	45		
		$f = 1$ MHz, $I_{\text{O}} = I_{\text{Omax}}$	25	35		
	Power supply ripple rejection, LDO3, LDO4	$f = 217$ Hz, $I_{\text{O}} = 200$ mA	55	90		dB
		$f = 217$ Hz, $I_{\text{O}} = I_{\text{Omax}}$	50	60		
		$f = 50$ kHz, $I_{\text{O}} = I_{\text{Omax}}$	20	45		
	Power supply ripple rejection, LDO5, LDO6, LDO7, LDO8, LDO9, LDOUSB	$f = 217$ Hz, $I_{\text{O}} = I_{\text{Omax}}$	55	90		dB
		$f = 50$ kHz, $I_{\text{O}} = I_{\text{Omax}}$	20	45		
		$f = 1$ MHz, $I_{\text{O}} = I_{\text{Omax}}$	20	35		
	Power supply ripple rejection, LDOLN	$f = 217$ Hz, $I_{\text{O}} = I_{\text{Omax}}$	55	90		dB
		$f = 50$ kHz, $I_{\text{O}} = I_{\text{Omax}}$	25	45		
		$f = 1$ MHz, $I_{\text{O}} = I_{\text{Omax}}$	25	35		
$I_{\text{O(off)}}$	Quiescent current OFF mode	For all LDOs, $T = 27^\circ\text{C}$		0.1		$\mu\text{A}$
		For all LDOs, $T \geq 85^\circ\text{C}$		0.2		
$I_{\text{O(on)}}$	Quiescent current LDO ON mode	$I_{\text{L}} = 0$ mA (LDO1, LDO2), $0.9$ V $\leq V_{\text{O}} \leq 3.3$ V, $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		39	70	$\mu\text{A}$
		$I_{\text{L}} = 0$ mA (LDO3, LDO4, LDO5, LDO6, LDO7, LDO8, LDO9), $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		36	47	
		$I_{\text{L}} = 0$ mA (LDOLN), $V_{\text{O}} \leq 1.8$ V, $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		140	190	
		$I_{\text{L}} = 0$ mA (LDOLN), $V_{\text{O}} > 1.8$ V, $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		180	210	
		$I_{\text{L}} = 0$ mA (LDOUSB) – IN1, $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		45	65	
		$I_{\text{L}} = 0$ mA (LDOUSB) – IN2, $V_{\text{O(LDOx)}} < V_{\text{I(LDOx)}} - D_{\text{V(LDOx)}}$		18	25	
$\alpha\text{Q}$	Quiescent current coefficient LDO ON mode, $I_{\text{QO}} = I_{\text{Q(on)}} + \alpha\text{Q} \times I_{\text{O}}$	$I_{\text{O}} < 100$ $\mu\text{A}$		4%		
		$100$ $\mu\text{A} \leq I_{\text{O}} < 1$ mA		2%		
		$I_{\text{O}} \geq 1$ mA		1%		
$T_{\text{LDR}}$	Transient load regulation $\Delta V_{\text{O}}$	ON mode, $I_{\text{O}} = 10$ mA to $I_{\text{Omax}} / 2$ , $t_{\text{r}} = t_{\text{f}} = 1$ $\mu\text{s}$ . All LDOs except LDO3, LDO4, LDO9, LDOLN	-25		25	mV
		ON mode, $I_{\text{O}} = 10$ mA to 100 mA, $t_{\text{r}} = t_{\text{f}} = 1$ $\mu\text{s}$ . LDO3, LDO4	-25		25	
		ON mode, $I_{\text{O}} = 10$ mA to $I_{\text{Omax}} / 2$ , $t_{\text{r}} = t_{\text{f}} = 1$ $\mu\text{s}$ . LDO3, LDO4	-40		25	
		ON mode, $I_{\text{O}} = 1$ mA to $I_{\text{Omax}} / 2$ , $t_{\text{r}} = t_{\text{f}} = 1$ $\mu\text{s}$ . LDO9, LDOLN	-25		25	
		ON mode, $I_{\text{O}} = 100$ $\mu\text{A}$ to $I_{\text{Omax}} / 2$ , $t_{\text{r}} = t_{\text{f}} = 1$ $\mu\text{s}$ .	-50		33	
$T_{\text{LNR}}$	Transient line regulation, $\Delta V_{\text{O}} / V_{\text{O}}$	$V_{\text{I}}$ step = 600 mVpp, $t_{\text{r}} = t_{\text{f}} = 10$ $\mu\text{s}$		0.25%	0.5%	
		$V_{\text{SYS}}$ step = 600 mVpp, $t_{\text{r}} = t_{\text{f}} = 10$ $\mu\text{s}$ . $V_{\text{I}}$ constant (LDO preregulated), $V_{\text{O}} \leq 2.2$ V		0.8%	1.6%	

### Electrical Characteristics: LDO Regulator (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Noise (except LDOLN)	100 Hz < $f \leq 10$ kHz		5000	8000	nV/ $\sqrt{\text{Hz}}$
	10 kHz < $f \leq 100$ kHz		1250	2500	
	100 kHz < $f \leq 1$ MHz		150	300	
	$f > 1$ MHz		250	500	
Noise (LDOLN)	100 Hz < $f \leq 5$ kHz, $I_O = 50$ mA, $V_O \leq 1.8$ V		400	500	nV/ $\sqrt{\text{Hz}}$
	5 kHz < $f \leq 400$ kHz, $I_O = 50$ mA, $V_O \leq 1.8$ V		62	125	
	400 kHz < $f \leq 10$ MHz, $I_O = 50$ mA, $V_O \leq 1.8$ V		25	50	
Ripple	LDO1, LDO2, ripple (from internal charge pump)			5	mVpp

### 5.7 Electrical Characteristics: Dual-Phase (SMPS12 and SMPS45) and Triple-Phase (SMPS123 and SMPS457) Regulators

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input capacitance (C9, C10, C11, C12, C13)			4.7		$\mu\text{F}$
Output capacitance (C18, C19, C21, C22) <sup>(1)</sup>	SMPS12 or SMPS45 dual phase operation, per phase	33	47	57	$\mu\text{F}$
Output capacitance (C20, C24) <sup>(1)</sup>	SMPS3 and SMPS7 (triple phase operation)	33	47	57	$\mu\text{F}$
$C_{\text{ESR}}$	Filtering capacitor ESR	1 $\leq$ MHz $f \leq 10$ MHz	2	10	m $\Omega$
Output filter inductance (L1, L2, L3, L4, L5)	SMPSx_SW	0.7	1	1.3	$\mu\text{H}$
$\text{DCR}_L$	Filter inductor DC resistance		50	100	m $\Omega$
$V_{\text{I(SMPSx)}}$	Input voltage range, SMPSx_IN	$V_{\text{SYS}}$ (VCC1)	3.135	5.25	V
$V_{\text{O(SMPSx)}}$	Output voltage, programmable, SMPSx	RANGE = 0 (value for RANGE must not be changed when SMPS is active). In Eco-mode the output voltage values are fixed (defined before Eco-mode is enabled). RANGE = 1 is not supported for Multi-phase regulators.	0.7	1.65	V
		Step size, $0.7 \text{ V} \leq V_{\text{O}} \leq 1.65 \text{ V}$ (RANGE = 0)		10	mV
DC output voltage accuracy, includes voltage references, DC load/line regulation, process and temperature	Eco-mode	-3%		4%	
	Forced PWM mode	-1%		2%	
Ripple, dual phase	Max load, $V_{\text{I}} = 3.8 \text{ V}$ , $V_{\text{O}} = 1.2 \text{ V}$ , $\text{ESR}_{\text{CO}} = 2 \text{ m}\Omega$ , measure with 20-MHz LPF		4		mVPP
Ripple, triple phase	Max load, $V_{\text{I}} = 3.8 \text{ V}$ , $V_{\text{O}} = 1.2 \text{ V}$ , $\text{ESR}_{\text{CO}} = 2 \text{ m}\Omega$ , measure with 20-MHz LPF		1		mVPP
$\text{DC}_{\text{LNR}}$	DC line regulation		0.1		%/V
$\text{DC}_{\text{LDR}}$	DC load regulation		0.1		%/A
$T_{\text{LDR}}$	Transient load step response, dual phase	$I_{\text{O}} = 0.8$ to 2 A, $t_{\text{r}} = t_{\text{f}} = 400$ ns, $C_{\text{O}} = 47 \mu\text{F}$ , $L = 1 \mu\text{H}$		3%	
	Transient load step response, triple phase	$I_{\text{O}} = 0.8$ to 2 A, $t_{\text{r}} = t_{\text{f}} = 400$ ns, $C_{\text{O}} = 47 \mu\text{F}$ , $L = 1 \mu\text{H}$		3%	
	Transient load step response, dual or triple phase	$I_{\text{O}} = 0.5$ to 500 mA, $t_{\text{r}} = t_{\text{f}} = 100$ ns, $C_{\text{O}} = 47 \mu\text{F}$ , $L = 1 \mu\text{H}$		3%	
$I_{\text{Omax}}$	Rated output current, SMPS12	Advance thermal design is required to avoid thermal shutdown		6	A
	Rated output current, SMPS123	Advance thermal design is required to avoid thermal shutdown		9	
	Rated output current, SMPS45	Advance thermal design is required to avoid thermal shutdown		4	
	Maximum output current, Eco-mode			5	mA
$I_{\text{LIM HS FET}}$	High-side MOSFET forward current limit	SMPS123, each phase	3.7	4	A
		SMPS45, each phase	2.7	3	
$I_{\text{LIM LS FET}}$	Low-side MOSFET forward current limit	SMPS123, each phase		3.7	A
		SMPS45, each phase		2.7	
	Low-side MOSFET negative current limit	SMPS123, phase 1		0.6	A
		SMPS45, phase 4		0.6	
$r_{\text{DS(on) HS FET}}$	N-channel MOSFET on-resistance, high-side FET	SMPS123, each phase		115	m $\Omega$
		SMPS45, each phase		115	
$r_{\text{DS(on) LS FET}}$	N-channel MOSFET on-resistance, low-side FET	SMPS123, each phase		30	m $\Omega$
		SMPS45, each phase		30	
$t_{\text{start}}$	Time from enable to start of the ramp		150		$\mu\text{s}$

(1) Additional information about how this parameter is specified is located in the 7.2.2 section.

## Electrical Characteristics: Dual-Phase (SMPS12 and SMPS45) and Triple-Phase (SMPS123 and SMPS457) Regulators (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{\text{ramp}}$	Time from enable to 80% of $V_O$	$C_O < 57 \mu\text{F}$ per phase, no load		400	1000	$\mu\text{s}$
	Overshoot during turn-on			5%		
	Output voltage slew rate	Fixed TSTEP		2.5		$\text{mV}/\mu\text{s}$
$R_{\text{DIS}}$	Pulldown discharge resistance at SMPS2, SMPS4 output	SMSP turned off		300		$\Omega$
		SMPSx_SW, SMPS turned off. Pulldown is at the master phase output.		9	22	
$R_{\text{SENSE}}$	Input resistance for remote sense/sense line	Between SMPS1_2_FDBK, SMPS1_2_FDBK_GND		380	1300	$\text{k}\Omega$
		Between SMPS4_5_FDBK, SMPS4_5_FDBK_GND		380	1300	
		SMPS3_FDBK input resistance		380	1300	
$I_{\text{Q(off)}}$	Quiescent current – OFF mode	$I_L = 0 \text{ mA}$		0.1	1	$\mu\text{A}$
$I_{\text{Q(on)}}$	Quiescent current - ON mode, dual or triple phase	Eco-mode, device not switching, $V_O < 1.8 \text{ V}$		13.5	19	$\mu\text{A}$
		Eco-mode, device not switching, $V_O \geq 1.8 \text{ V}$		15	21	
		FORCED_PWM mode, $I_L = 0 \text{ mA}$ , $V_I = 3.8 \text{ V}$ , device switching, 1-phase operation				11
$V_{\text{SMSPG}}$	Powergood threshold	SMPS output voltage rising, referenced to programmed output voltage		–7.5%		
		SMPS output voltage falling, referenced to programmed output voltage		–12.5%		
IL_AVG_COMP	Powergood: GPADC monitoring SMPS	IL_AVG_COMP_rising		$I_{\text{Omax}} - 20\%$	$I_{\text{Omax}}$	$I_{\text{Omax}} + 20\%$
		IL_AVG_COMP_falling, 3A-phase		IL_AVG_COMP_rising – 5%		
		IL_AVG_COMP_falling, 2A-phase		IL_AVG_COMP_rising – 8%		

## 5.8 Electrical Characteristics: Stand-Alone Regulators (SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	Input capacitance (C11, C14, C15, C16, C17)			4.7	$\mu\text{F}$		
	Output capacitance (C20, C23, C24, C25, C26) <sup>(1)</sup>	SMPSx operation		33	47	57	$\mu\text{F}$
$C_{\text{ESR}}$	Filtering capacitor DC ESR	$1 \leq \text{MHz } f \leq 10 \text{ MHz}$		2	10	$\text{m}\Omega$	
	Output filter inductance (L3, L6, L7, L8, L9)	SMPSx_SW		0.7	1	1.3	$\mu\text{H}$
$\text{DCR}_L$	Filter inductor DC resistance			50	100	$\text{m}\Omega$	
$V_{\text{I(SMPSx)}}$	Input voltage range, SMPSx_IN	VSYS (VCC1)		3.135	5.25	$\text{V}$	
$V_{\text{O(SMPSx)}}$	Output voltage, programmable, SMPSx	RANGE = 0 (value for RANGE must not be changed when SMPS is active). In Eco-mode the output voltage value is fixed (defined before Eco-mode is enabled).		0.7	1.65	$\text{V}$	
		RANGE = 1 (value for RANGE must not be changed when SMPS is active). In Eco-mode the output voltage value is fixed (defined before Eco-mode is enabled).		1	3.3		
		Step size, $0.7 \text{ V} \leq V_O \leq 1.65 \text{ V}$				10	$\text{mV}$
		Step size, $1 \text{ V} \leq V_O \leq 3.3 \text{ V}$				20	
	DC output voltage accuracy, includes voltage references, DC load/line regulation, process and temperature	Eco-mode		–3%	4%		
		PWM mode		–1%	2%		
	Ripple	Max load, $V_I = 3.8 \text{ V}$ , $V_O = 1.2 \text{ V}$ , $\text{ESR}_{\text{CO}} = 2 \text{ m}\Omega$ , measure with 20-MHz LPF		8		$\text{mVPP}$	
$\text{DC}_{\text{LNR}}$	DC line regulation	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		0.1		$\%/V$	
$\text{DC}_{\text{LDR}}$	DC load regulation	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		0.1		$\%/A$	
$T_{\text{LDSR}}$	Transient load step response	SMPS3, SMPS6, SMPS7, $I_{\text{OUT}} = 0.5$ to $500 \text{ mA}$ , $t_r = t_f = 100 \text{ ns}$ , $C_O = 47 \mu\text{F}$ , $L = 1 \mu\text{H}$		3%			
		SMPS8, SMPS9, $I_O = 0.5$ to $500 \text{ mA}$ , $t_r = t_f = 1 \mu\text{s}$ , $C_O = 47 \mu\text{F}$ , $L = 1 \mu\text{H}$		3%			

(1) Additional information about how this parameter is specified is located in the 7.2.2 section.

### Electrical Characteristics: Stand-Alone Regulators (SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9) (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{Omax}$	Rated output current, SMPS3	$V_I \geq 3\text{ V}$ Advance thermal design is required to avoid thermal shutdown			3	A
		$V_I < 3\text{ V}$ Advance thermal design is required to avoid thermal shutdown			2	
	Rated output current, SMPS6	When OTP programmed with BOOST_CURRENT = 0 Advance thermal design is required to avoid thermal shutdown			2	
		When OTP programmed with BOOST_CURRENT = 1 Advance thermal design is required to avoid thermal shutdown			3	
	Rated output current, SMPS7	Advance thermal design is required to avoid thermal shutdown			2	
Rated output current, SMPS8, SMPS9	Advance thermal design is required to avoid thermal shutdown			1		
Maximum output current, Eco-mode					5	mA
$I_{LIM\ HS\ FET}$	High-side MOSFET forward current limit	SMPS3 and SMPS6 in 3-A mode	3.7	4		A
		SMPS6 in 2-A mode, SMPS7	2.7	3		
		SMPS8, SMPS9	1.7	2		
$I_{LIM\ LS\ FET}$	Low-side MOSFET forward current limit	SMPS3 and SMPS6 in 3-A mode		3.7		A
		SMPS6 in 2-A mode, SMPS7		2.7		
		SMPS8, SMPS9		1.7		
	Low-side MOSFET negative current limit	SMPS3 and SMPS6 in 3-A mode		0.6		A
		SMPS6 in 2-A mode, SMPS7		0.6		
		SMPS8, SMPS9		0.6		
$r_{DS(on)\ HS\ FET}$	N-channel MOSFET on-resistance (high-side FET)	SMPS3		115		m $\Omega$
		SMPS6, SMPS7		115		
		SMPS8, SMPS9		180		
$r_{DS(on)\ LS\ FET}$	N-channel MOSFET on-resistance (low-side FET)	SMPS3		30		m $\Omega$
		SMPS6, SMPS7		30		
		SMPS8, SMPS9		79		
$t_{start}$	Time from enable to start of the ramp			150		$\mu\text{s}$
$t_{ramp}$	Time from enable to 80% of $V_O$	$C_O < 57\ \mu\text{F}$ , no load		400	1000	$\mu\text{s}$
	Overshoot during turn-on				5%	
	Output voltage slew rate	Fixed TSTEP, only available on SMPS6, SMPS8		2.5		mV/ $\mu\text{s}$
$R_{DIS}$	Pulldown discharge resistance at SMPSx output	SMPSx_FDBK, SMPS turned off		300		$\Omega$
		SMPSx_SW, SMPS turned off		9	22	
$I_{Q(off)}$	Quiescent current – OFF mode	$I_L = 0\text{ mA}$		0.1	1	$\mu\text{A}$
$I_{Q(on)}$	Quiescent current – ON mode - SMPS3, SMPS6, SMPS7	Eco-mode, device not switching, $V_O < 1.8\text{ V}$		12	15	$\mu\text{A}$
		Eco-mode, device not switching, $V_O \geq 1.8\text{ V}$		13.5	23	
		FORCED_PWM mode, $I_L = 0\text{ mA}$ , $V_I = 3.8\text{ V}$ , device switching			11	
$I_{Q(on)}$	Quiescent current – ON mode - SMPS8, SMPS9	Eco-mode, device not switching, $V_O < 1.8\text{ V}$		10.5	15	$\mu\text{A}$
		Eco-mode, device not switching, $V_O \geq 1.8\text{ V}$		12	23	
		FORCED_PWM mode, $I_L = 0\text{ mA}$ , $V_I = 3.8\text{ V}$ , device switching			7	
$V_{SMPSPG}$	Powergood threshold	SMPS output voltage rising, referenced to programmed output voltage		-7.5%		
		SMPS output voltage falling, referenced to programmed output voltage		-12.5%		
IL_AVG_COMP	Powergood: GPADC monitoring SMPS	IL_AVG_COMP_rising	$I_{Omax} - 20\%$	$I_{Omax}$	$I_{Omax} + 20\%$	
		IL_AVG_COMP_falling, 3-A phase			IL_AVG_COMP_rising – 5%	
		IL_AVG_COMP_falling, 2-A phase			IL_AVG_COMP_rising – 8%	

## 5.9 Electrical Characteristics: Reference Generator (Bandgap)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Filtering capacitor	Connected from VBG to REFGND	30	100	150	nF
Input voltage ( $V_I$ )		2.1	3.8	5.25	V
Output voltage			0.85		V
Ground current			20	40	$\mu\text{A}$
Start-up time			1	3	ms

## 5.10 Electrical Characteristics: 16-MHz Crystal Oscillator, 32-kHz RC Oscillator, and Output Buffers

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CRYSTAL CHARACTERISTICS</b>					
Crystal frequency	Typical with specified load capacitors		16.384		MHz
Crystal frequency tolerance	Parameter of crystal; $T_A = 27^\circ\text{C}$	-20		20	ppm
Crystal motional inductance	Parameter of crystal	23	33	43	mH
Crystal series resistance	At fundamental frequency			90	$\Omega$
Oscillator drive power	The power dissipated in the crystal during oscillator operation		15	120	$\mu\text{W}$
Load capacitance	Corresponding to crystal frequency, including parasitic capacitances	9	10	11	pF
Crystal shunt capacitance	Parameter of crystal	0.5		4	pF
Oscillator frequency drift	$T_J$ from $-40^\circ\text{C}$ to $125^\circ\text{C}$ , $V_{CC1}$ from 3.15 V to 5.25 V Excluding crystal tolerance	-50		50	ppm
Oscillator startup time	Time from $V_{CC1} > 3.15$ V until 32-kHz clock output is available from crystal oscillator			10	ms
<b>32-kHz RC OSCILLATOR</b>					
Output frequency low-level output voltage			32768		Hz
Output frequency accuracy	After trimming, $T_A = 27^\circ\text{C}$	-10%	0	10%	
Cycle jitter (RMS)				10%	
Output duty cycle		40%	50%	60%	
Settling time				150	$\mu\text{s}$
Active current consumption			4	8	$\mu\text{A}$
Power-down current				30	nA
<b>CLK32KGO OUTPUT BUFFER</b>					
Logic output external load		5	35	50	pF
Rise and fall time	$C_L = 35$ pF, 10% to 90%	5	50	100	ns
Duty cycle	Logic output signal	40%	50%	60%	
<b>CLK32KGO1V8 OUTPUT BUFFER</b>					
Settling time			25	50	$\mu\text{s}$
Active current consumption		5	7	10	$\mu\text{A}$
Power-down current				30	nA
Duty cycle degradation contribution		-2%		2%	
External output load		5	10	50	pF
Output delay time	Output load = 10 pF		15	30	ns
Output rise/fall time	Output load = 10 pF	7.5		20	ns
<b>SYNCCLKOUT OUTPUT BUFFER</b>					
Logic output external load		5	35	50	pF
Rise and fall time	$C_L = 35$ pF, 10% to 90%	5	50	100	ns

## Electrical Characteristics: 16-MHz Crystal Oscillator, 32-kHz RC Oscillator, and Output Buffers (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty cycle	Logic output signal	40%	50%	60%	

### 5.11 Electrical Characteristics: DC-DC Clock Sync

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SYNC CLOCK SPECIFICATION AND DITHER PARAMETERS</b>					
$f_{\text{SYNC}}$	The allowed range of the external sync clock input	1.7	2.2	2.7	MHz
$A_{\text{DITHER}}$	Dither amplitude			128	kHz
$M_{\text{DITHER}}$	Dither slope			1.35	kHz/ $\mu\text{s}$
<b>SYNC DC-DC DIGITAL CLOCK INPUT</b>					
$V_{\text{IL}}$	Low-level input on SYNCDCDC pin	-0.3	0	$0.3 \times \text{VRTC}$	V
$V_{\text{IH}}$	High-level input on SYNCDCDC pin	$0.7 \times \text{VRTC}$	VRTC	5.25	V
	Duty cycle of SYNCDCDC input signal	20%		80%	
	Hysteresis of input buffer	$0.1 \times \text{VRTC}$			V
<b>SYNC CLOCK AND FREQUENCY FALLBACK</b>					
$f_{\text{FALLBACK}}$	Fall-back frequency	1.98	2.2	2.42	MHz
$f_{\text{SAT,LO}}$	The low saturation frequency output of the PLL			1.65	MHz
$f_{\text{SAT,HI}}$	The high saturation frequency output of the PLL	2.8			MHz
$f_{\text{SETTLE}}$	Time from initial application or removal of sync clock until PLL output has settled to 1% of its final value			100	$\mu\text{s}$
$f_{\text{ERROR}}$	The steady-state percent difference between $f_{\text{SYNC}}$ and the switching frequency	-1%		1%	
$t_{\text{d}}$	Time delay between corresponding staggered phases	15	30	45	ns

### 5.12 Electrical Characteristics: 12-Bit Sigma-Delta ADC

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{\text{Q(on)}}$	Current consumption		1500	1600	$\mu\text{A}$
$I_{\text{Q(off)}}$	OFF mode current			1	$\mu\text{A}$
$f$	Running frequency		2.5		MHz
	Resolution		12		Bit
	Number of available external inputs		3		
	Number of available internal inputs		5		

## Electrical Characteristics: 12-Bit Sigma-Delta ADC (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Turnon time	Active or sleep with VANA ON and RC15MHZ_ON_IN_SLEEP = 1 or sleep with GPADC_FORCE = 1		0		$\mu\text{s}$
	Sleep or OFF		794		$\mu\text{s}$
	Sleep with VANA enabled		282		$\mu\text{s}$
Gain error (without scaler)		-3.5%		3.5%	
Gain error of the scaler		-1%		1%	
Offset before trimming		-50		50	LSB
Offset drift after trimming	Temperature and supply	-2		2	LSB
Gain error drift (after trimming, including reference voltage)	Temperature and supply	-0.6%		0.2%	
INL	Integral nonlinearity	Best fitting		3.5	LSB
DNL	Differential nonlinearity		-1	3.5	LSB
Input capacitance	GPADC_IN0–GPADC_IN2		0.5		pF
	Source input impedance	Source resistance without capacitance		20	k $\Omega$
	Source capacitance with > 20-k $\Omega$ source resistance	100			nF
GPADC_VREF voltage reference		1.237	1.25	1.263	V
Load current for GPADC_VREF				200	$\mu\text{A}$
Input range (sigma-delta ADC)	Typical range	0		1.250	V
	Assured range without saturation	0.01		1.215	
Conversion time	1 channel, EXTEND_DELAY = 0		113		$\mu\text{s}$
	1 channel, EXTEND_DELAY = 1		563		
	2 channels		223		
GPADC_IN0 current source	CURRENT_SRC_CH0[1:0] = 00 (default)		0		$\mu\text{A}$
	CURRENT_SRC_CH0[1:0] = 01	4.5	5.13	5.75	
	CURRENT_SRC_CH0[1:0] = 10	14.45	15.55	16.65	
	CURRENT_SRC_CH0[1:0] = 11	19.2	20.7	22.1	
SMPS current monitoring (GPADC Channel 11)		See 式 1 and 式 2			
$I_{FS0}$	Channel 11 SMPS output current measurement gain factor		3.958		A
$I_{OS0}$	Channel 11 SMPS output current measurement current offset		0.652		A
TC_R0	Channel 11 SMPS output current measurement temperature coefficient		-1090		ppm/C
SMPS output current measurement Accuracy, $I_{ERR}$ (%), GPADC trimmed	SMPS3, SMPS6, SMPS7 $I_{L\_error} (\%) = I_{L\_meas} / I_L \times 100$ at 1 A, 25°C	-13%		13%	
	SMPS6, SMPS7 $I_{L\_error} (\%) = I_{LOAD\_meas} / I_L \times 100$ at 2 A, 25°C	-9%		9%	
	SMPS3 $I_{L\_error} (\%) = I_{L\_meas} / I_L \times 100$ at 3 A, 25°C	-8%		8%	
	SMPS45 $I_{L\_error} (\%) = I_{L\_meas} / I_L \times 100$ at 4 A, 25°C	-7%		7%	
	SMPS12 $I_{L\_error} (\%) = I_{L\_meas} / I_L \times 100$ at 6 A, 25°C,	-7%		7%	
SMPS123 $I_{L\_error} (\%) = I_{L\_meas} / I_L \times 100$ at 9 A, 25°C	-7%		7%		

### 5.13 Electrical Characteristics: Thermal Monitoring and Shutdown

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Hot-die temperature threshold	Rising threshold, THERM_HD_SEL[1:0] = 00	104	117	129	°C	
	Falling threshold, THERM_HD_SEL[1:0] = 00	95	108	119		
	Rising threshold, THERM_HD_SEL[1:0] = 01	109	121	133		
	Falling threshold, THERM_HD_SEL[1:0] = 01	99	112	124		
	Rising threshold, THERM_HD_SEL[1:0] = 10	113	125	136		
	Falling threshold, THERM_HD_SEL[1:0] = 10	104	116	128		
	Rising threshold, THERM_HD_SEL[1:0] = 11	117	130	143		
	Falling threshold, THERM_HD_SEL[1:0] = 11	108	120	132		
Thermal shutdown threshold	Rising threshold	133	148	163	°C	
	Falling threshold	111	123	135		
$I_{Q(off)}$	Off ground current (two sensors on the die, specification for one sensor)	Device in OFF state, $V_{CC1} = 3.8\text{ V}$ , $T = 25^\circ\text{C}$			0.1	$\mu\text{A}$
		Device in OFF state			0.5	
$I_{Q(on)}$	On ground current (two sensors on the die, specification for one sensor)	Device in ACTIVE state, $V_{CC1} = 3.8\text{ V}$ , $T = 25^\circ\text{C}$			7	$\mu\text{A}$
		Device in ACTIVE state, GPADC measurement			25	

### 5.14 Electrical Characteristics: System Control Thresholds

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POR (power-on reset) rising-edge threshold	Measured on VCC1 pin	2	2.15	2.5	V
POR falling-edge threshold	Measured on VCC1 pin	1.9	2	2.1	V
POR hysteresis	Rising edge to falling edge	40		300	mV
VSYS_LO, measured on VCC1 pin	Voltage range, 50-mV steps	2.75		3.10	V
	Voltage accuracy	-50		95	mV
VSYS_LO hysteresis	Falling edge to rising edge	75		460	mV
VSYS_HI, measured on VCC_SENSE pin	Voltage range, 50-mV steps	2.9		3.85	V
	Voltage accuracy	-55		105	mV
VSYS_MON, measured on VCC_SENSE pin	Voltage range, 50-mV steps	2.75		4.6	V
	Voltage accuracy	-70		140	mV
VBUS Detection (VBUS wake-up comparator threshold)	Rising Threshold	2.9		3.6	V
	Falling Threshold	2.8		3.3	V

### 5.15 Electrical Characteristics: Current Consumption

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF MODE</b>					
Current consumption in OFF mode	VSYS ( $V_{CC1}$ ) = 3.8 V		20	45	$\mu\text{A}$
<b>SLEEP MODE</b>					
Current consumption in SLEEP mode	LDO2 and LDO9 enabled without load, 16-MHz oscillator completely disabled with system clock coming solely on internal 32KHz RC oscillator	VSYS ( $V_{CC1}$ ) = 3.8 V	120	180	$\mu\text{A}$
		VSYS ( $V_{CC1}$ ) = 5.25 V	150	225	
	LDO2 and LDO9 enabled without load, 16-MHz oscillator enabled	VSYS ( $V_{CC1}$ ) = 3.8 V	2.64	2.81	mA
		VSYS ( $V_{CC1}$ ) = 5.25 V	3.3	3.5	

## 5.16 Electrical Characteristics: Digital Input Signal Parameters

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$ , VIO refers to the VIO\_IN pin, VSYS to the VCC1 pin (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PWRON, RPWRON</b>						
$V_{IL}$	Low-level input voltage related to VSYS (VCC1 pin reference)		-0.3	0	$0.35 \times VSYS$	V
$V_{IH}$	High-level input voltage related to VSYS (VCC1 pin reference)		$0.65 \times VSYS$	VSYS	$VSYS + 0.3 \leq 5.25$	V
	Hysteresis		$0.05 \times VSYS$			V
<b>ENABLE1, GPIO_4, GPIO_6, I2C1_SCL_SCK, I2C1_SDA_SDI, I2C2_SCL_SCE, I2C2_SDA_SDO</b>						
$V_{IL}$	Low-level input voltage related to VIO (VIO_IN pin reference)		-0.3	0	$0.3 \times VIO$	V
$V_{IH}$	High-level input voltage related to VIO (VIO_IN pin reference)		$0.7 \times VIO$	VIO	$VIO + 0.3$	V
	Hysteresis		$0.05 \times VIO$			V
$C_B$	Capacitive load for SDA and SCL in I2C mode				400	pF
<b>BOOT0, PWRDOWN, RESET_IN, NSLEEP, NRESWARM, GPIO_0, GPIO_1, GPIO_2, GPIO_3, GPIO_5, GPIO_7 OR POWERHOLD</b>						
$V_{IL}$	Low-level input voltage related to VRTC		-0.3	0	$0.3 \times VRTC$	V
$V_{IH}$	High-level input voltage related to VRTC		$0.7 \times VRTC$	VRTC	$VRTC + 0.3$	V
	Hysteresis		$0.05 \times VRTC$			V
	Input voltage maximum for RESET_IN and GPIO_7				5.25	V
<b>BOOT1</b>						
$V_{IL}$	Low-level input voltage related to VRTC		-0.3	0	$0.3 \times VRTC$	V
$V_{IH}$	High-level input voltage related to VRTC		$0.95 \times VRTC$	VRTC	$VRTC + 0.3$	V

## 5.17 Electrical Characteristics: Digital Output Signal Parameters

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$ , VIO refers to the VIO\_IN pin, VSYS to the VCC1 pin (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>REGEN1, REGEN2</b>						
$V_{OL}$	Low-level output voltage, push-pull and open-drain	$I_{OL} = 2 \text{ mA}$	0		0.45	V
		$I_{OL} = 100 \mu\text{A}$	0		0.2	V
$V_{OH}$	High-level output voltage, push-pull	$I_{OH} = 2 \text{ mA}$	$VSYS - 0.45$		VSYS	V
		$I_{OH} = 100 \mu\text{A}$	$VSYS - 0.2$		VSYS	V
	Supply for external pullup resistor, open-drain				VSYS	V
<b>GPIO_1 or VBUSDET, GPIO_2</b>						
$V_{OL}$	Low-level output voltage, push-pull and open-drain	$I_{OL} = 10 \text{ mA}$	0		0.4	V

### Electrical Characteristics: Digital Output Signal Parameters (continued)

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$ , VIO refers to the VIO\_IN pin, VSYS to the VCC1 pin (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage, push-pull	I <sub>OH</sub> = 2 mA	VSYS – 0.45		VSYS	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VSYS – 0.2		VSYS	V
	Supply for external pullup resistor, open-drain				VSYS	V
<b>INT</b>						
V <sub>OL</sub>	Low-level output voltage, push-pull and open-drain	I <sub>OL</sub> = 2 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OH</sub>	High-level output voltage, push-pull (VIO_IN pin reference)	I <sub>OH</sub> = 2 mA	VIO – 0.45		VIO	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VIO – 0.2		VIO	V
	Supply for external pullup resistor, open-drain				VIO	V
<b>GPIO_4 or SYSEN1, GPIO_6 or SYSEN2, RESET_OUT</b>						
V <sub>OL</sub>	Low-level output voltage, push-pull	I <sub>OL</sub> = 2 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OH</sub>	High-level output voltage, push-pull (VIO_IN pin reference)	I <sub>OH</sub> = 2 mA	VIO – 0.45		VIO	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VIO – 0.2		VIO	V
<b>POWERGOOD</b>						
V <sub>OL</sub>	Low-level output voltage, open-drain	I <sub>OL</sub> = 2 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
	Supply for external pullup resistor, open-drain				VRTC	V
<b>GPIO5</b>						
V <sub>OL</sub>	Low-level output voltage, open-drain	I <sub>OL</sub> = 2 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OL</sub>	Low-level output voltage, push-pull	I <sub>OL</sub> = 2 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OH</sub>	High-level output voltage, push-pull	I <sub>OH</sub> = 2 mA	VRTC – 0.45		VRTC	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VRTC – 0.2		VRTC	V
	Supply for external pullup resistor, open-drain				VRTC	V
<b>CLK32KGO1V8, SYNCCLKOUT</b>						
V <sub>OL</sub>	Low-level output voltage, push-pull	I <sub>OL</sub> = 1 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OH</sub>	High-level output voltage, push-pull	I <sub>OH</sub> = 1 mA	VRTC – 0.45		VRTC	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VRTC – 0.2		VRTC	V
<b>CLK32KGO</b>						
V <sub>OL</sub>	Low-level output voltage, push-pull	I <sub>OL</sub> = 1 mA	0		0.45	V
		I <sub>OL</sub> = 100 $\mu\text{A}$	0		0.2	V
V <sub>OH</sub>	High-level output voltage, push-pull (VIO_IN pin reference)	I <sub>OH</sub> = 1 mA	VIO – 0.45		VIO	V
		I <sub>OH</sub> = 100 $\mu\text{A}$	VIO – 0.2		VIO	V

### Electrical Characteristics: Digital Output Signal Parameters *(continued)*

Over operating free-air temperature range, typical values are at  $T_A = 27^\circ\text{C}$ , VIO refers to the VIO\_IN pin, VSYS to the VCC1 pin (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GPIO_0, GPIO_3, GPIO_7</b>						
$V_{OL}$	Low-level output voltage, open-drain	External pullup to VRTC, $I_{OL} = 2\text{ mA}$	0		0.45	V
		External pullup to VRTC, $I_{OL} = 100\ \mu\text{A}$	0		0.2	V
	Maximum supply for external pullup resistor, open-drain				5.25	V
<b>I2C1_SDA_SDI, I2C2_SDA_SDO</b>						
	Low-level output voltage $V_{OL}$ related to VIO (VIO_IN pin reference)	3-mA sink current	0	$0.1 \times V_{IO}$	$0.2 \times V_{IO}$	V
$C_B$	Capacitive load for I2C2_SDA_SDO in SPI mode				20	pF

### 5.18 Electrical Characteristics: I/O Pullup and Pulldown Resistance

Over operating free-air temperature range, VIO refers to the VIO\_IN pin, VSYS to refers to the VCC1 pin (unless otherwise noted)

PARAMETER	TEST CONDITIONS	PULLUP SUPPLY	MIN	TYP	MAX	UNIT
PWRON, RPWRON pullup resistance, fixed pullup		VSYS	55	120	370	$k\Omega$
PWRDOWN pulldown resistance		—	180	400	900	$k\Omega$
BOOT1 pullup resistance		VRTC			13.5	$k\Omega$
GPIO_0 pulldown resistance		—	180	400	900	$k\Omega$
GPIO_1, GPIO_2 pullup resistance		VSYS	170	400	950	$k\Omega$
GPIO_1, GPIO_2 pulldown resistance		—	170	400	950	$k\Omega$
GPIO_3, RESET_IN pulldown resistance		—	180	400	900	$k\Omega$
GPIO_4, GPIO_6 pullup resistance		VIO	170	400	950	$k\Omega$
GPIO_4, GPIO_6 pulldown resistance		—	170	400	950	$k\Omega$
GPIO_5 pullup resistance		VRTC	170	400	950	$k\Omega$
GPIO_5 pulldown resistance		—	170	400	950	$k\Omega$
GPIO_7 or POWERHOLD pulldown resistance		—	180	400	900	$k\Omega$
NSLEEP, ENABLE1 pullup resistance		VRTC	170	400	950	$k\Omega$
NSLEEP, ENABLE1 pulldown resistance		—	170	400	950	$k\Omega$
NRESWARM pullup resistance		VRTC	78	120	225	$k\Omega$

## 5.19 I<sup>2</sup>C Interface Timing Requirements

Over operating free-air temperature range<sup>(1)(2)(3)(4)</sup>. For the timing diagram for fast and standard (F/S) modes, see [5-1](#). For the timing diagram for high-speed (HS) mode, see [5-2](#).

		MIN	MAX	UNIT	
$f_{(SCL)}$	SCL clock frequency	Standard mode		100	kHz
		Fast mode		400	kHz
		High-speed mode (write operation), $C_B - 100$ pF max		3.4	MHz
		High-speed mode (read operation), $C_B - 100$ pF max		3.4	MHz
		High-speed mode (write operation), $C_B - 400$ pF max		1.7	MHz
		High-speed mode (read operation), $C_B - 400$ pF max		1.7	MHz
$t_{BUF}$	Bus free time between a STOP and START condition	Standard mode		4.7	$\mu$ s
		Fast mode		1.3	$\mu$ s
$t_{HD}, t_{STA}$	Hold time (REPEATED) START condition	Standard mode		4	$\mu$ s
		Fast mode		600	ns
		High-speed mode		160	ns
$t_{LOW}$	Low period of the SCL clock	Standard mode		4.7	$\mu$ s
		Fast mode		1.3	$\mu$ s
		High-speed mode, $C_B - 100$ pF max		160	ns
		High-speed mode, $C_B - 400$ pF max		320	ns
$t_{HIGH}$	High period of the SCL clock	Standard mode		4	$\mu$ s
		Fast mode		600	ns
		High-speed mode, $C_B - 100$ pF max		60	ns
		High-speed mode, $C_B - 400$ pF max		120	ns
$t_{SU}, t_{STA}$	Setup time for a REPEATED START condition	Standard mode		4.7	$\mu$ s
		Fast mode		600	ns
		High-speed mode		160	ns
$t_{SU}, t_{DAT}$	Data setup time	Standard mode		250	ns
		Fast mode		100	ns
		High-speed mode		10	ns
$t_{HD}, t_{DAT}$	Data hold time	Standard mode		0	3.45 $\mu$ s
		Fast mode		0	0.9 $\mu$ s
		High-speed mode, $C_B - 100$ pF max		0	70 ns
		High-speed mode, $C_B - 400$ pF max		0	150 ns
$t_{RCL}$	Rise time of the SCL signal	Standard mode		$20 + 0.1 C_B$	1000 ns
		Fast mode		$20 + 0.1 C_B$	300 ns
		High-speed mode, $C_B - 100$ pF max		10	40 ns
		High-speed mode, $C_B - 400$ pF max		20	80 ns
$t_{RCL1}$	Rise time of the SCL signal after a REPEATED START condition and after an acknowledge bit	Standard mode		$20 + 0.1 C_B$	1000 ns
		Fast mode		$20 + 0.1 C_B$	300 ns
		High-speed mode, $C_B - 100$ pF max		10	80 ns
		High-speed mode, $C_B - 400$ pF max		20	160 ns

(1) Specified by design. Not tested in production.

(2) All values referred to  $V_{IH(min)}$  and  $V_{IH(max)}$  levels.

(3) For bus line loads  $C_B$  between 100 and 400pF, the timing parameters must be linearly interpolated.

(4) A device must internally provide a data hold time to bridge the undefined part between  $V_{IH}$  and  $V_{IL}$  of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.

## I<sup>2</sup>C Interface Timing Requirements (continued)

Over operating free-air temperature range<sup>(1)(2)(3)(4)</sup>. For the timing diagram for fast and standard (F/S) modes, see [Figure 5-1](#). For the timing diagram for high-speed (HS) mode, see [Figure 5-2](#).

		MIN	MAX	UNIT	
t <sub>FCL</sub>	Fall time of the SCL signal	Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
t <sub>RDA</sub>	Rise time of the SDA signal	Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
t <sub>FDA</sub>	Fall time of the SDA signal	Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
t <sub>SU</sub> , t <sub>STO</sub>	Setup time for a STOP condition	Standard mode	4		μs
		Fast mode	600		ns
		High-speed mode	160		ns

## 5.20 SPI Timing Requirements

For the SPI timing diagram, see [Figure 5-3](#).

		MIN	MAX	UNIT
t <sub>cesu</sub>	Chip-select setup time	30		ns
t <sub>cehld</sub>	Chip-select hold time	30		ns
t <sub>ckper</sub>	Clock cycle time	67	100	ns
t <sub>ckhigh</sub>	Clock high typical pulse duration	20		ns
t <sub>cklow</sub>	Clock low typical pulse duration	20		ns
t <sub>sisu</sub>	Input data setup time, before clock active edge	5		ns
t <sub>sihld</sub>	Input data hold time, after clock active edge	5		ns
t <sub>dr</sub>	Data retention time		15	ns
t <sub>CE</sub>	Time from CE going low to CE going high	67		ns






Figure 5-1. Serial Interface Timing Diagram for F/S Mode



Note A: First rising edge of the SCL (HS) signal after Sr and after each acknowledge bit.







Figure 5-2. Serial Interface Timing Diagram For HS Mode







SPI\_Timing

Figure 5-3. SPI Interface Timing Diagram

### 5.21 Typical Characteristics



Typical Characteristics (continued)



## 6 Detailed Description

### 6.1 Overview

The TPS659038-Q1 and TPS659039-Q1 device are integrated power management integrated circuits (PMIC), both available in a 169-pin, 0.8-mm pitch, 12-mm x 12-mm nFBGA package. They are designed specifically for automotive applications. Both devices provide seven configurable step-down converter rails, with the ability to combine power rails and supply up to 9 A of output current in multi-phase mode. The TPS659038-Q1 device also provides eleven external LDOs, while the TPS659039-Q1 device provides six external LDOs. Both devices also come with a 12-bit GPADC with three external channels, eight configurable GPIOs, two I<sup>2</sup>C interface channels or one SPI interface channel, real-time clock module with calendar function, PLL for external clock sync and phase delay capability, and programmable power sequencer and control for supporting different processors and applications.

The seven step-down converter rails are consisting of nine high frequency switch mode converters with integrated FETs. They are capable of synchronizing to an external clock input and supports switching frequency between 1.7 MHz and 2.7 MHz. The SMPS12 and SMPS45 devices are dual-phase step-down converters, which can combine with the SMPS3 or SMPS7 device respectively and become triple-phase converters. In addition, the SMPS12, SMPS45, SMPS6, and SMPS8 device support dynamic voltage scaling by a dedicated I<sup>2</sup>C interface for optimum power savings.

The TPS659038-Q1 device contains 11 LDO regulators while the TPS659039-Q1 device contains six LDO regulators for external use. All of the LDOs support 0.9 V to 3.3 V output with 50-mV step. The devices are fully controllable by the I<sup>2</sup>C interface and can be supplied from either a system supply or a preregulated supply.

All LDOs and step-down converters can be controlled by the SPI or I<sup>2</sup>C interface, or by power request signals. In addition, voltage scaling registers allow transitioning the SMPS to different voltages by SPI, I<sup>2</sup>C, or roof and floor control.


The power-up and power-down controller is configurable and programmable through OTP. The TPS65903x-Q1 devices include a 32-kHz RC oscillator to sequence all resources during power up and power down. In cases where a fast start up is required, a 16-MHz crystal oscillator is also included to quickly generate a stable 32-kHz for the system. The device also includes an RTC module which provides date, time, calendar, and alarm capability, which is best utilized when a 16-MHz crystal or an external and high accuracy 32-kHz clock is present.

Eight Configurable GPIOs with multiplexed feature are available on the TPS659038-Q1 and TPS659039-Q1 devices. Three of the GPIOs, together with the REGEN1 pin can be configured and used as enable signals for external resources, which can be included into the power-up and power-down sequence. Both devices also include a general-purpose (GP) sigma-delta analog-to-digital converter (ADC) with three external input channels, which can be used as thermal or voltage and current monitors.

#### 注意

When operating the TPS659038-Q1 and TPS659039-Q1 devices using silicon revision 1.3 or earlier, without an external crystal, each SMPS regulating an output voltage greater than 1.8 V must be disabled before VCC is removed. Lowering VCC below the programmed VSYS\_LO level while any SMPS is regulating an output voltage above 1.8 V may cause damage to the device. See [6.3.10](#) to identify the silicon version in the device.

## 6.2 Functional Block Diagrams



(1) Only available on the TPS659038-Q1 device.

**Figure 6-1. Functional Block Diagram of TPS659038-Q1 and TPS659039-Q1**

## 6.3 Feature Description

### 6.3.1 Power Management

The TPS65903x-Q1 device series integrates an embedded power controller (EPC) that fully manages the state of the device during power transitions. According to four defined types of requests (ON, OFF, WAKE, and SLEEP), the EPC executes one of the five predefined power sequences (OFF2ACT, ACT2OFF, SLP2OFF, ACT2SLP, and SLP2ACT) to control the state of the device resources. Any resource can be included in any power sequence. When a resource is not controlled or configured through a power sequence, the resource remains in the default state of the resource (from OTP).

Each resource is configured only through register bits. Therefore, a resource can be controlled statically by the user through the control interfaces (I<sup>2</sup>C or SPI) or controlled automatically by the EPC during power transitions (predefined sequences of registers accesses).

The EPC is powered by an internal LDO which is automatically enabled when VSYS is available to the device. It is important to ensure that VSYS (which is connected to VCC1, VCC\_SENSE, and may also be connected to SMPSx\_In and LODx\_IN as suggested in the device block diagram) is the first supply available to the device to guarantee proper operation of all the power resources provided by the device. It is also important that VSYS is stable prior to VIO supply is available to ensure proper operation of the control interface and device IOs.

### 6.3.2 Power Resources (Step-Down and Step-Up SMPS Regulators, LDOs)

The power resources provided by the TPS659038-Q1 and TPS659039-Q1 devices include inductor-based SMPSs and linear low-dropout voltage regulators (LDOs). These supply resources provide the required power to the external processor cores, external components, and to modules embedded in the devices. [表 6-1](#) lists the power sources provided by the TPS65903x-Q1 devices.

**表 6-1. Power Sources**

RESOURCE	TYPE	VOLTAGE	CURRENT	COMMENTS
SMPS1, SMPS2, and SMPS3	SMPS	0.5 to 1.65 V, 10-mV steps 1 to 3.3 V, 20-mV steps	9 A	Can be used as one triple-phase regulator (9 A) or one dual-phase (6 A) and single-phase (3 A) regulators
SMPS4, SMPS5, and SMPS7	SMPS	0.5 to 1.65 V, 10-mV steps 1 to 3.3 V, 20-mV steps	6 A	Can be used as one triple-phase regulator (6 A) or one dual-phase (4 A) and single-phase (2 A) regulators
SMPS6	SMPS	0.5 to 1.65 V, 10-mV steps 1 to 3.3 V, 20-mV steps	2 A or 3 A	Can be configured as 2-A or 3-A SMPS through OTP programming
SMPS8	SMPS	0.5 to 1.65 V, 10-mV steps 1 to 3.3 V, 20-mV steps	1 A	
SMPS9	SMPS	0.5 to 1.65 V, 10-mV steps 1 to 3.3 V, 20-mV steps	1 A	
LDO1	LDO	0.9 to 3.3 V, 50-mV steps	300 mA	
LDO2	LDO	0.9 to 3.3 V, 50-mV steps	300 mA	
LDO3	LDO	0.9 to 3.3 V, 50-mV steps	300 mA	
LDO4	LDO	0.9 to 3.3 V, 50-mV steps	300 mA	
LDO5	LDO	0.9 to 3.3 V, 50-mV steps	200 mA	
LDO6	LDO	0.9 to 3.3 V, 50-mV steps	200 mA	
LDO7	LDO	0.9 to 3.3 V, 50-mV steps	200 mA	
LDO8	LDO	0.9 to 3.3 V, 50-mV steps	200 mA	
LDO9	LDO	0.9 to 3.3 V, 50-mV steps	50 mA	
LDOLN	LDO	0.9 to 3.3 V, 50-mV steps	50 mA	
LDOUSB	LDO	0.9 to 3.3 V, 50-mV steps	100 mA	

### 6.3.2.1 Step-Down Regulators

The synchronous step-down converter used in the power-management core has high efficiency while enabling operation with small and cost-competitive external components. The SMPSx\_IN supply terminals of all the converters can be individually connected to the VSYS supply (VCC1 terminal). Four of these configurable step-down converters are multi-phased to create up to 4-A and 6-A rails, while another converter can be combined to these 2 rails to create 2 rails up to 9 A and 6A of output current. All of the step-down converters can synchronize to an external clock source between 1.7 Mhz and 2.7 MHz, or an internal fall back clock at 2.2 MHz.

The step-down converter supports two operating modes, which can be selected independently:

**Forced PWM mode:** In forced PWM mode, the device avoids pulse skipping and allows easy filtering of the switch noise by external filter components. The drawback is the higher IDDQ at low output current levels.

**ECO-mode (lowest quiescent current mode):** Each step-down converter can be individually controlled to enter a low quiescent current mode. In ECO-mode, the quiescent current is reduced and the output voltage is supervised by a comparator while most parts of the control are disabled to save power. The regulators should not be enabled under ECO-mode in order to ensure the stability of the output. ECO-mode should be enabled only when a converter has less than 5 mA of load current and  $V_O$  can remain constant. In addition, ECO-mode should be disabled before a load transient step to let the converter respond in a timely manner to the excess current draw. To ensure proper operation of the converter while it is in ECO-mode, the output voltage level must be less than 70% of the input supply voltage level. If the  $V_O$  of the converter is greater than 2.8V, a safety feature of the device will monitor the supply voltage of the converter, and automatically shut down the converter if the input voltage falls below 4V. The purpose of this safety mechanism is to prevent damage to the converter due to design limitation while the converter is in ECO mode.

In addition to the operating modes, the following parameters can be selected for the regulators:

**Powergood:** The POWERGOOD signal high indicates that all SMPS outputs are within 10% (typical case) of the programmed value. The individual power good signal of a switching regulator is blanked when the regulator is disabled or when the regulator voltage transitions from one set point to another.

**Output discharge:** Each switching regulator is equipped with an output discharge enable bit. When this bit is set to 1, the output of the regulator is discharged to ground with the equivalent of a 9- $\Omega$  resistor when the regulator is disabled. If the regulator enable bit is set, the discharge bit of the regulator is ignored.

**Output current monitoring:** GPADC can monitor the SMPS output current. One SMPS at a time can be selected for measurement from the following: SMPS12, SMPS3, SMPS123, SMPS45, SMPS457, SMPS6 and SMPS7. Selection is controlled through the GPADC\_SMPS\_ILMONITOR\_EN register.

**Step-down converter ENABLE:** The step-down converter enable and disable is part of the flexible power-up and power-down state-machine. Each converter can be programmed so that it is powered up automatically to a preselected voltage in one of the time slots after a power-on condition occurs. Alternatively, each SMPS can be controlled by a dedicated terminal. Terminals NSLEEP and ENABLE1 can be mapped to any resource (LDOs, SMPS converter, 32-kHz clock output or GPIO) to enable or disable it. Each SMPS can also be enabled and disabled through I<sup>2</sup>C register access.

### 6.3.2.1.1 Sync Clock Functionality

The TPS65903x-Q1 device contains a SYNCDCDC input to sync DC-DCs with the external clock.

In forced PWM mode, SMPSs are synchronized on an external input clock (SYNCDCDC) whereas in ECO-mode, or if the SYNCDCDC pin is grounded, the switching frequency is based on an internal RC oscillator. The clock generated from the internal RC oscillator can be output through GPIO5 to provide synchronization clock to external SMPSs. For PWM mode, a PLL is present to buffer the external input clock to create nine clock signals for the nine SMPSs with different phases.

The sync clock dither specification parameters are based on a triangular dither pattern, but other patterns that comply with the minimum and maximum sync frequency range and the maximum dither slope can also be used.




图 6-2. Sync Clock Range and Dither

The following figure shows  $f_{\text{SYNC}}$ , the frequency of SYNCDCDC input clock and  $f_{\text{S}}$ , the frequency of PLL output signal.

When there is no clock present on SYNCDCDC ball, the PLL generates a clock with a frequency equal to  $f_{\text{FALLBACK}}$ .

If a clock is present on SYNCDCDC ball with a frequency between  $f_{\text{SAT,LO}}$  and  $f_{\text{SAT,HI}}$ , then the PLL is synchronised on SYNCDCDC clock and generates a clock with frequency equal to  $f_{\text{SYNC}}$ .

If  $f_{\text{SYNC}}$  is higher than  $f_{\text{SAT,HI}}$ , then the PLL generates a clock with a frequency equal to  $f_{\text{SAT,HI}}$ .

If  $f_{\text{SYNC}}$  is smaller than  $f_{\text{SAT,LO}}$ , then the PLL generates a clock with a frequency equal to  $f_{\text{SAT,LO}}$ .




图 6-3. Sync Clock Saturation and Frequency Fallback

### 6.3.2.1.2 Output Voltage and Mode Selection

The default output voltage and enabling of the regulator during startup sequence is defined by OTP bits.

After start-up the software can change the output voltage with the RANGE and VSEL bits in the SMPSx\_VOLTAGE register. The value 0x0 disables the SMPS (OFF).

The operating mode of an SMPSx when the TPS65903x-Q1 device is in ACTIVE mode can be selected in SMPSx\_CTRL register with MODE\_ACTIVE[1:0].

The operating mode of an SMPSx when the TPS65903x-Q1 device is in SLEEP mode is controlled by MODE\_SLEEP[1:0] bit depending on SMPS assignment to NSLEEP and ENABLE1, see 表 6-13.

Soft-start slew rate is fixed ( $T_{ramp}$ ).

The pulldown discharge resistance for OFF mode is enabled and disabled in the SMPS\_PD\_CTRL register. By default, discharge is enabled.

SMPS behavior for warm reset (reload default values or keep current values) is defined by the SMPSx\_CTRL.WR\_S bit.

### 6.3.2.1.3 Current Monitoring and Short Circuit Detection

The step-down converters include several other features.

The SMPS sink current limitation is controlled with the SMPS\_NEGATIVE\_CURRENT\_LIMIT\_EN register. The limitation is enabled by default.

Channel 11 of the GPADC can be used to monitor the output current of SMPS12, SMPS3, SMPS123, SMPS45, SMPS457, SMPS6, or SMPS7. Load current monitoring is enabled for a given SMPS in the SMPS\_ILMONITOR\_EN register. SMPS output power monitoring is intended to be used during the steady state of the output voltage, and is supported in PWM mode only.

Use 式 1 as the basic equation for the SMPS output current result.

$$I_L = \frac{I_{FS} \times \text{GPADC code}}{(2^{12} - 1)} - I_{OS}$$

where

- $I_{FS} = I_{FS0} \times K$  (K is the number of active SMPS phases)
- $I_{OS} = I_{OS0} \times K$  (K is the number of active SMPS phases)

(1)

Use 式 2 to calculate the temperature compensated result.

$$I_L = \frac{I_{FS} \times \text{GPADC code}}{\left( \left[ 2^{12} - 1 \right] \times \left[ 1 + TC\_R0 \times (\text{Temperature} - 25) \right] \right)} - I_{OS} \quad (2)$$

For values of  $I_{FS0}$  and  $I_{OS0}$ , see Section 5.12.

The SMPS thermal monitoring is enabled (default) and disabled with the SMPS\_THERMAL\_EN register. When enabled, the SMPS thermal status is available in the SMPS\_THERMAL\_STATUS register. SMPS12 and SMPS3 have shared thermal protection, in effect, if SMPS12 triggers the thermal protection, then SMPS3 operating in stand-alone mode is disabled. There is no dedicated thermal protection in SMPS8 or SMPS9.

Each SMPS has a detection for load current above  $I_{LIM}$ , indicating overcurrent or shorted SMPS output. A register SMPS\_SHORT\_STATUS indicates any SMPS short condition. Depending on the interrupt short line mask bit register (INT2\_MASK.SHORT), an interrupt is generated upon any shorted SMPS. If a short situation occurs on any enabled SMPSs, the corresponding short status bit is set in the SMPS\_SHORT\_STATUS register. A switch-off signal is then sent to the corresponding SMPS, and the SMPS remains off until the corresponding bit in the SMPS\_SHORT\_STATUS register is cleared. The SMPS\_SHORT\_STATUS register is cleared when read, or by issuing a POR. The same behavior applies to LDO shorts using the LDO\_SHORT\_STATUS registers.

A short must occur on any enabled SMPS or LDO for at least 155 us to 185 us for the short detection to shut off the rail. During startup of the device, there is a 2 ms counter that masks any short-circuit shutdown. This counter starts when the device is enabled and the counter is reset when any SMPSx or LDOx rail becomes ACTIVE. When no rail has been enabled for 2 ms, the counter reaches its threshold and the short-circuit shutdown is no longer masked for the enabled SMPSs and LDOs.

#### 6.3.2.1.4 POWERGOOD

The external POWERGOOD terminal indicates if the outputs of the SMPS are correct or not (图 6-4). Either voltage and current monitoring or a current monitoring only can be selected for POWERGOOD indication. This selection is common for all SMPSs in the SMPS\_POWERGOOD\_MASK2 .POWERGOOD\_TYPE\_SELECT bit register. When both voltage and current are monitored, POWERGOOD signal active (polarity is programmable) indicates that all SMPS outputs are within certain percentage,  $V_{SMPSPG}$ , of the programmed value and that load current is below  $I_{LIM}$ .

All POWERGOOD sources can be masked in the SMPS\_POWERGOOD\_MASK1 and SMPS\_POWERGOOD\_MASK2 registers. By default, only the SMPS12 rail (or SMPS123 rail if in triple phase) is monitored. When an SMPS is disabled, it should be masked to prevent it forcing POWERGOOD inactive. When SMPS voltage is transitioning from one target voltage to another due to DVS command, voltage monitoring is internally masked and POWERGOOD is not impacted.


It is also possible to include in POWERGOOD the GPADC result for SMPS output current monitoring by setting SMPS\_COMPMODE = 1. Only one SMPS can be monitored by the GPADC channel at the time.

The POWERGOOD function can also be used for monitoring an external SMPS is at the correct output level and the load is lower than the current limit; indication is through the GPIO\_7 terminal.

All POWERGOOD sources can be masked in SMPS\_POWERGOOD\_MASK1 and SMPS\_POWERGOOD\_MASK2 registers.

**注意**

The current monitor on multi-phase rails (such as SMPS12, SMPS123, or SMPS45) may cause POWERGOOD to change to a low level (with default polarity) when transitioning from multi-phase operation to single phase operation. TI recommends masking the multi-phase rails as a POWERGOOD source, using SMPS\_POWERGOOD\_MASK1, or debouncing the POWERGOOD signal if this POWERGOOD toggle is not desired in the application design.



**图 6-4. POWERGOOD Block Diagram**

**6.3.2.1.5 DVS-Capable Regulators**


The step-down converters SMPS12 or SMPS123, SMPS45 or SMPS457, SMPS6, and SMPS8 are DVS-capable and have some additional parameters for control. The slew rate of the output voltage during voltage level change is fixed at 2.5 mV/μs. The control for two different voltage levels (ROOF and FLOOR) with the NSLEEP and ENABLE1 signals is available. When the ROOF\_FLOOR control is not used, two different voltage levels can be selected with the CMD bit in the SMPSx\_FORCE register.

- The output voltage slew rate for achieving new output voltage value is fixed at 2.5 mV/μs.
- The NSLEEP and ENABLE1 terminals can be used for roof-floor control of SMPS. For roof-floor operation sets the SMPSx\_CTRL.ROOF\_FLOOR\_EN register, and assign SMPS to NSLEEP and ENABLE1 in the NSLEEP\_SMPS\_ASSIGN and ENABLE1\_SMPS\_ASSIGN registers. When the controlling terminal is active, the SMPS output value is defined by the SMPSx\_VOLTAGE register. When the controlling terminal is not active, the SMPS output value is defined by the SMPSx\_FORCE register.

- Set the second value for the output voltage with the SMPSx\_FORCE.VSEL register. A value of 0x0 disables the SMPS (OFF).
- Select which register, SMPSx\_VOLTAGE or SMPSx\_FORCE, to use with the SMPSx\_FORCE.CMD bit. The default is the voltage setting of SMPSx\_VOLTAGE. For the CMD bit to work, ensure that SMPSx\_CTRL.ROOF\_FLOOR\_EN = 0.

Figure 6-5 shows the SMPS controls for DVS.

Voltage control through I<sup>2</sup>C (SMPS\*\_CTRL.ROOF\_FLOOR\_EN=0)



Voltage control through external pin (SMPS\*\_CTRL.ROOF\_FLOOR\_EN=1)




Figure 6-5. DVS – SMPS Controls

### 6.3.2.1.6 Non DVS-Capable Regulators

SMPS3 and SMPS7, when they are not part of the multi-phase configuration, will work as single phase step down converters. Together with SMPS9, these are non-DVS-Capable regulators. The output voltage slew rate is not controlled internally, and the converter will achieve the new output voltage in JUMP mode. It is recommended that when changes to output voltage is necessary while SMPS3, SMPS7, or SMPS9 are configured as single phase converters, that the changes to their output voltages are programmed at a rate which is slower than 2.5 mV/μs to avoid voltage overshoot or undershoot.

### 6.3.2.1.7 Step-Down Converters SMPS12 and SMPS123

The step-down converters SMPS1, SMPS2, and SMPS3 can be used in two different configurations:

- SMPS12 in dual-phase configuration supporting 6-A load current and SMPS3 in single-phase configuration supporting 3-A load current
- SMPS123 in triple-phase configuration supporting 9-A load current

SMPS1 and SMPS2 cannot be used as separate converters. In dual-phase configuration the two interleaved synchronous buck regulator phases with built-in current sharing operate in opposite phase. In triple-phase configuration the three interleaved synchronous buck regulator phases with built-in current sharing operate 120° out of phase. For light loads, the converter automatically changes to 1-phase operation.

Figure 6-6 shows the connections for dual-phase and triple-phase configurations.




Figure 6-6. Multi-Phase SMPS Connectivity

To use the SMPS123 or SMPS12 and SMPS3 in the system:

- OTP defines dual-phase (SMPS12) operation, single-phase (SMPS3) operation, or triple-phase (SMPS123) operation. If SMPS123 mode is selected, the SMPS12 registers control SMPS123.
- By default SMPS123 and SMPS12 operate in multiphase mode for higher load currents and switch automatically to single-phase mode for low load currents. Forcing multiphase operation or single-phase operation by setting the SMPS\_CTRL.SMPS123\_PHASE\_CTRL[1:0] bits when the SMPS123 or SMPS12 are loaded is also possible. Under no-load condition, do not force the multiphase operation, as this causes the SMPS to exhibit instability.

6.3.2.1.8 Step-Down Converter SMPS45 and SMPS457

The step-down converters SMPS4, SMPS5 and SMPS7 can be used in two different configurations:

- SMPS45 in dual-phase configuration supporting 4-A load current and SMPS7 in single-phase configuration supporting 2-A load current
- SMPS457 in triple-phase configuration supporting 6-A load current

SMPS4 and SMPS5 cannot be used as separate converters. In dual-phase configuration the two interleaved synchronous buck regulator phases with built-in current sharing operate in opposite phase. In triple-phase configuration the three interleaved synchronous buck regulator phases with built-in current sharing operate 120° out of phase. For light loads, the converter automatically changes to 1-phase operation.

To use SMPS457 or SMPS45 and SMPS7 in the system:

- OTP defines dual-phase (SMPS45) operation, single-phase (SMPS7) operation, or triple-phase (SMPS457) operation. If SMPS457 mode is selected, the SMPS45 registers control SMPS457.
- By default SMPS457 and SMPS45 operate in multiphase mode for higher load currents and switch automatically to single-phase mode for low load currents. Forcing multiphase operation or single-phase operation by setting the SMPS\_CTRL.SMPS457\_PHASE\_CTRL[1:0] bits when the SMPS457 or SMPS45 are loaded is also possible. Under no-load condition, do not force the multiphase operation, as this causes the SMPS to exhibit instability.

### 6.3.2.1.9 Step-Down Converters SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9

The SMPS3 is a buck converter supporting up to a 3-A load current, SMPS6 and SMPS7 are buck converters supporting up to a 2-A load current. The SMPS6 can support up to 3 A if programmed in OTP for boosted current mode. Using extended current mode increases SMPS6 current limits so to protect external coil from damage, coil should be selected according to the higher current rating.

SMPS8 and SMPS9 are buck converters supporting up to a 1-A load current. SMPS6 and SMPS8 are DVS-capable.

### 6.3.2.2 LDOs – Low Dropout Regulators

All LDOs are integrated so that they can be connected to a system supply, to an external buck boost SMPS, or to another preregulated voltage source. The output voltages of all LDOs can be selected, regardless of the LDO input voltage level  $V_I$ . There is no hardware protection to prevent software from selecting an improper output voltage if the  $V_I$  minimum level is lower than  $T_{DCOV}$  (total DC output voltage) + DV (dropout voltage). In such conditions, the output voltage would be lower and nearly equal to the input supply. The regulator output voltage cannot be modified on the fly from one (0.9–2.1 V) voltage range to the other (2.2–3.3 V) voltage range and vice versa. The regulator must be restarted in these cases. If an LDO is not needed, the external components can be unplaced. The TPS65903x-Q1 devices are not damaged by such configuration, and the other functions do not depend on the unused LDOs and work properly.

#### 6.3.2.2.1 LDOVANA

The VANA voltage regulator is dedicated to supply the analog functions of the TPS65903x-Q1 devices, such as the GPADC and other analog circuits. VANA is automatically enabled and disabled when it is needed. The automatic control optimizes the overall SLEEP state current consumption.

#### 6.3.2.2.2 LDOVRTC

The VRTC regulator supplies always-on functions, such as real-time clock (RTC) and wake-up functions. This power resource is active as soon as a valid energy source is present.

This resource has two modes:

- Normal mode is able to supply all digital parts of the TPS65903x-Q1 devices
- Backup mode is able to supply only always-on parts

VRTC supplies the digital part of TPS65903x-Q1 devices. In the BACKUP state, the VRTC regulator is in low-power mode and the digital activity is reduced to the RTC parts only and maintained in retention registers of the backup domain. The rest of the digital is under reset and the clocks are gated. In the OFF state, the turn-on events and detection mechanism are also added to the previous RTC current load. In the BACKUP and OFF states, the external load on VRTC should not exceed 0.5 mA. In the ACTIVE state, VRTC switches automatically into ACTIVE mode. The reset is released and the clocks are available. In SLEEP state, VRTC is kept active. The reset is released and only the 32-kHz clock is available. To reduce power consumption, low-power mode can be selected by software.

---

**注**

For silicon revision 1.3 or earlier, if VCC is discharged rapidly and then resupplied, a POR may not be reliably generated. In this case a pulldown resistor can be added on the LDOVRTC output. See 6.4.11 for details. See 6.3.10 to identify the silicon version in the device.

---

### 6.3.2.2.3 LDO Bypass (LDO9)

LDO9 has a bypass capability to connect the input voltage to the output. It allows switching between 1.8 V and the preregulated supply.

### 6.3.2.2.4 LDOUSB

This LDOUSB has two inputs, LDOUSB\_IN1 and LDOUSB\_IN2. LDOUSB\_IN1 is shared with LDO7\_IN. The input selection occurs by the LDOUSB\_ON\_VBUS\_VSYS bit in the LDO\_CTRL register.

### 6.3.2.2.5 Other LDOs

All the other LDOs have the same output voltage capability, from 0.9 to 3.3 V in 50-mV steps. All the LDO inputs can be independently connected into system voltage or into preregulated supply. The preregulated supply can be higher or lower than the system supply.

## 6.3.3 Long-Press Key Detection

The TPS65903x-Q1 device can detect a long press on the PWRON terminal. Upon detection, the device generates a LONG\_PRESS\_KEY interrupt and then switches the system off. The key-press duration is configured through the LONG\_PRESS\_KEY.LPK\_TIME bits.

The interrupt clear has two behaviors based on the configuration of the LONG\_PRESS\_KEY.LPK\_INT\_CLR bit:

- LONG\_PRESS\_KEY.LPK\_INT\_CLR = 0: If PWRON remains low and the interrupt is cleared, the switch-off sequence is cancelled. If PWRON remains low and the interrupt is not cleared, the switch-off sequence is executed.
- LONG\_PRESS\_KEY.LPK\_INT\_CLR = 1: Switch off cannot be cancelled as long as PWRON remains low (default).

## 6.3.4 RTC

### 6.3.4.1 General Description

The RTC is driven by the 32-kHz oscillator and it provides the alarm and time-keeping functions.

The main functions of the RTC block are:

- Time information (seconds, minutes, hours) in binary-coded decimal (BCD) code
- Calendar information (day, month, year, day of the week) in BCD code up to year 2099
- Programmable interrupts generation; the RTC can generate two interrupts:
  - Timer interrupts periodically (1-second, 1-minute, 1-hour, or 1-day periods), which can be masked during the SLEEP state to prevent the host processor from waking up
  - Alarm interrupt at a precise time of the day (alarm function)
- Oscillator frequency calibration and time correction with 1/32768 resolution

 6-7 shows the RTC block diagram.




图 6-7. RTC Block Diagram

### 6.3.4.2 Time Calendar Registers

All the time and calendar information is available in the time calendar (TC) dedicated registers: SECONDS\_REG, MINUTES\_REG, HOURS\_REG, DAYS\_REG, WEEKS\_REG, MONTHS\_REG, and YEARS\_REG. The TC register values are written in BCD code.

- Year data ranges from 00 to 99.
  - Leap Year = Year divisible by four (2000, 2004, 2008, 2012, and so on)
  - Common Year = Other years
- Month data ranges from 01 to 12.
- Day value ranges:
  - 1 to 31 when months are 1, 3, 5, 7, 8, 10, 12
  - 1 to 30 when months are 4, 6, 9, 11
  - 1 to 29 when month is 2 and year is a leap year
  - 1 to 28 when month is 2 and year is a common year
- Week value ranges from 0 to 6.
- Hour value ranges from 0 to 23 in 24-hour mode and ranges from 1 to 12 in AM or PM mode.
- Minutes value ranges from 0 to 59.
- Seconds value ranges from 0 to 59.

Example: Time is 10H54M36S PM (PM\_AM mode set), 2008 September 5; previous registers values are listed in 表 6-2:

表 6-2. RTC Time Calendar Registers Example

REGISTER	CONTENT
SECONDS_REG	0x36
MINUTES_REG	0x54
HOURS_REG	0x10
DAYS_REG	0x05
MONTHS_REG	0x09
YEARS_REG	0x08

The user can round to the closest minute, by setting the ROUND\_30S register bit in the RTC\_CTRL\_REG register. TC values are set to the closest minute value at the next second. The ROUND\_30S bit is automatically cleared when the rounding time is performed.

Example:

- If current time is 10H59M45S, round operation changes time to 11H00M00S
- If current time is 10H59M29S, round operation changes time to 10H59M00S

#### 6.3.4.2.1 TC Registers Read Access

TC registers read accesses can be done in two ways:

- A direct read to the TC registers. In this case, there can be a discrepancy between the final time read and the real time because the RTC keeps running because some of the registers can toggle in between register accesses. Software must manage the register change during the reading.
- Read access to shadowed TC registers. These registers are at the same addresses as the normal TC registers. They are selected by setting the GET\_TIME bit in the RTC\_CTRL\_REG register. When this bit is set, the content of all TC registers is transferred into shadow registers so they represent a coherent timestamp, avoiding any possible discrepancy between them. When processing the read accesses to the TC registers, the value of the shadowed TC registers is returned so it is completely transparent in terms of register access.

#### 6.3.4.2.2 TC Registers Write Access

TC registers write accesses can be done in two ways:

- Direct write into the TC registers. In this case, because the RTC keeps running, there can be a discrepancy between the final time written and the target time to be written because some of the registers can toggle in between register accesses. Software must manage the register change during the writing.
- Write access while RTC is stopped. Software can stop the RTC by the clearing STOP\_RTC bit of the control register and checking the RUN bit of the status to be sure that RTC is frozen. It then updates the TC values and restarts the RTC by setting the STOP\_RTC bit, which ensures that the final written values are aligned with the targeted values.

#### 6.3.4.3 RTC Alarm

RTC alarm registers (ALARM\_SECONDS\_REG, ALARM\_MINUTES\_REG, ALARM\_HOURS\_REG, ALARM\_DAYS\_REG, ALARM\_MONTHS\_REG, and ALARM\_YEARS\_REG) are used to set the alarm time or date to the corresponding generated IT\_ALARM interrupts. This interrupt is enabled through the IT\_ALARM bit in the RTC\_INTERRUPTS\_REG register. These register values are written in BCD code, with the same data range as described for the TC registers (see 6.3.4.2).

#### 6.3.4.4 RTC Interrupts

The RTC supports two types of interrupts:

- IT\_ALARM interrupt. This interrupt is generated when the configured date or time in the corresponding ALARM registers is reached. This interrupt is enable by the IT\_ALARM bit in the RTC\_INTERRUPT\_REG register.
- IT\_TIMER interrupt. This interrupt is generated when the periodic time set in the EVERY bits of the RTC\_INTERRUPT\_REG register is reached. This interrupt is enabled by the IT\_TIMER bit in the RTC\_INTERRUPT\_REG register. During the SLEEP state, the IT\_TIMER interrupt can either be masked (stored and generated once out of SLEEP state) or unmasked using the IT\_SLEEP\_MASK\_EN bit of the RTC\_INTERRUPT\_REG register.

### 6.3.4.5 RTC 32-kHz Oscillator Drift Compensation

The RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG registers are used to compensate for any inaccuracy of the 32-kHz clock output from the 16.384MHz crystal oscillator. To compensate for any inaccuracy, software must perform an external calibration of the oscillator frequency, calculate the drift compensation needed versus one time hour period, and load the compensation registers with the drift compensation value.

The compensation mechanism is enabled by the AUTO\_COMP\_EN bit in the RTC\_CTRL\_REG register. The process happens after the first second of each hour. The time between second 1 to second 2 (T\_ADJ) is adjusted based on the settings of the two RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG registers. These two registers form a 16-bit, 2s complement value COMP\_REG (from -32767 to 32767) that is subtracted from the 32-kHz counter as per the following formula to adjust

the length of T\_ADJ:  $\left( \frac{32768 - \text{COMP\_REG}}{32768} \right)$ . It is therefore possible to adjust the compensation with a 1/32768-second time unit accuracy per hour and up to 1 second per hour.

Software must ensure that these registers are updated before each compensation process (there is no hardware protection). For example, software can load the compensation value into these registers after each hour event, during second 0 to second 1, just before the compensation period, happening from second 1 to second 2.

It is also possible to preload the internal 32-kHz counter with the content of the RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG registers when setting the SET\_32\_COUNTER bit in the RTC\_CTRL\_REG register. This must be done when the RTC is stopped.

Figure 6-8 shows the RTC compensation scheduling.




Figure 6-8. RTC Compensation Scheduling

### 6.3.5 GPADC – 12-Bit Sigma-Delta ADC

The GPADC consists of a 12-bit sigma-delta ADC combined with an analog input multiplexer. The GPADC allows the host processor to monitor a variety of analog signals using analog-to-digital conversion on the input source. After the conversion completes, an interrupt is generated for the host processor and it can read the result of the conversion through the I<sup>2</sup>C interface.

The GPADC on this PMIC supports 16 analog inputs. However only a total of 9 inputs are available for the application use. Three of these inputs are available on external balls, and the remaining six are dedicated to internal resource monitoring. One of the three external inputs is associated with a current source allowing measurements of resistive elements (thermal sensor). To improve the measurement accuracy, the reference voltages GPADC\_VREF can be used with an external resistor for the NTC resistor measurement. The reference voltage GPADC\_VREF is always present when the GPADC is enabled.

GPADC\_IN0 is associated with three selectable current sources. The selectable current levels are 5, 15, and 20  $\mu\text{A}$ .

GPADC\_IN1 is intended to measure temperature with an NTC sensor connected to ground. Two resistors, one in parallel with the NTC resistor and the other one between GPADC\_IN1 and GPADC\_VREF, can be used to modify the exponential function of the NTC resistor.

Figure 6-9 shows the block diagram of the GPADC.




Figure 6-9. Block Diagram of the GPADC

For all the measurements performed by the monitoring GPADC, voltage dividers, current to voltage converters, and current source are integrated in the TPS65903x-Q1 devices to scale the signal to be measured to the GPADC input range.

The conversion requests are initiated by the host processor either by software through the I<sup>2</sup>C. This mode is useful when real-time conversion is required.

There are two kinds of conversion requests with the following priority:

- Asynchronous conversion request (SW)
- Periodic conversion (AUTO)

The EXTEND\_DELAY bit in the GPADC\_RT\_CTRL register can extend by 400  $\mu\text{s}$  the delay from the channel selection or triggering to the sampling.

Use Equation 3 to convert from the GPADC code to the internal die temperature using GPADC channels 12 and 13.

$$\text{Die Temperature (}^\circ\text{C)} = \frac{\left( \left[ \frac{\text{GPADC Code}}{2^{12}} \right] \times 1.25 \right) - 0.753 \text{ V}}{2.64 \text{ mV}} \quad (3)$$

表 6-3. GPADC Channel Assignments

CHANNEL	TYPE	INPUT VOLTAGE FULL RANGE <sup>(1)</sup>	INPUT VOLTAGE PERFORMANCE RANGE <sup>(2)</sup>	SCALER	OPERATION
0 (GPADC_IN0)	External <sup>(3)</sup>	0 to 1.25 V	0.01 to 1.215 V	No	Resistor value or general purpose. Select source current 0, 5, 15, or 20 μA
1 (GPADC_IN1)	External <sup>(3)</sup>	0 to 1.25 V	0.01 to 1.215 V	No	Platform temperature, NTC resistor value and general purpose
2 (GPADC_IN2)	External <sup>(3)</sup>	0 to 2.5 V	0.02 to 2.43 V	2	Audio accessory or general purpose
7 (VCC_SENSE)	Internal	2.5 to 5 V when HIGH_VCC_SENSE = 0 2.3 V to (VCC1-1 V) when HIGH_VCC_SENSE = 1	2.5 to 4.86 V when HIGH_VCC_SENSE = 0 2.3 V to (VCC1-1 V) when HIGH_VCC_SENSE = 1	4	System supply voltage (VCC_SENSE)
10 (VBUS)	Internal	0 to 6.875V	0.055 to 5.25V	5,5	VBUS Voltage
11	Internal	0 to 1.25 V		No	DC-DC current probe
12	Internal	0 to 1.25 V	0 to 1.215 V	No	PMIC internal die temperature
13	Internal	0 to 1.25 V	0 to 1.215 V	No	PMIC internal die temperature
15	Internal	0 to VCC1 V	0.055 to VCC1 V	5	Test network

- (1) The minimum and maximum voltage full range corresponds to typical minimum and maximum output codes (0 and 4095).
- (2) The performance voltage is a range where gain error drift, offset drift, INL and DNL parameters are specified.
- (3) If VANA LDO is OFF, maximum current to draw from GPADC\_INx is 1 mA for reliability. For current higher than 1-mA VANA must be set to SLEEP or ACTIVE mode.

### 6.3.5.1 Asynchronous Conversion Request (SW)

Software can also request conversion asynchronously. This conversion is not critical in terms of start-of-conversion positioning. Software must select the channel to be converted, and then requests the conversion with the GPADC\_SW\_SELECT register. An INT interrupt is generated when the conversion result is ready, and the result is stored in the GPADC\_SW\_CONV0\_LSB and GPADC\_SW\_CONV0\_MSB registers.

#### 注意

A defect in the digital controller of TPS65903x-Q1 devices may cause an unreliable result from the first asynchronous conversion request after the device exit from a warm reset. Texas Instruments recommends that user rely on subsequent requests to obtain accurate result from the asynchronous conversion after a device warm reset.

In addition, a cold reset event which happens during a GPADC conversion will cause the GPADC controller to lock up. A software workaround for these issues are described in detail in the [Guide to Using the GPADC in TPS65903x and TPS6591x Devices](#).

### 6.3.5.2 Periodic Conversion Request (AUTO)


Software can enable periodic conversions to compare one or two channels with a predefined threshold level. Software must select one or two channels with the GPADC\_AUTO\_SELECT register and thresholds and polarity with the GPADC\_THRES\_CONV0\_LSB, GPADC\_THRES\_CONV0\_MSB, GPADC\_THRES\_CONV1\_LSB, and GPADC\_THRES\_CONV1\_MSB registers. In addition, software must select the conversion interval with the GPADC\_AUTO\_CTRL register and enable the periodic conversion


with the AUTO\_CONV0\_EN and AUTO\_CONV1\_EN bits. There is no need to enable the GPADC separately. The control logic enables and disables the GPADC automatically to save power. When AUTO mode is the only conversion enabled, do not use the AUTO\_CONV0\_EN and AUTO\_CONV1\_EN bits to disabled the conversion. Instead, force the state machine of the GPADC on by setting the GPADC\_CTRL1.GPADC\_FORCE bit = 1, then shutdown the GPADC AUTO conversion using GPADC\_AUTO\_CTRL.SHUTDOWN\_CONV[01] = 0. Wait 100µS before disabling the GPADC state machine by setting GPADC\_CTRL1.GPADC\_FORCE bit = 0. The latest conversion result is always stored in the GPADC\_AUTO\_CONV0\_LSB, GPADC\_AUTO\_CONV0\_MSB, GPADC\_AUTO\_CONV1\_LSB, and GPADC\_AUTO\_CONV1\_MSB registers. All selected channels are queued and converted from channel 0 to 7. The first (lower) converted channel results is placed in the GPADC\_AUTO\_CONV0 register and the second one is placed in the GPADC\_AUTO\_CONV1 register. Therefore, TI recommends putting the lower channel to convert in AUTO\_CONV0\_SEL and the higher channel to convert in AUTO\_CONV1\_SEL.

If the conversion result triggers the threshold level, an INT interrupt is generated and the conversion result is stored. If the interrupt is not cleared or the results are not read before another auto-conversion is completed, then the registers store only the latest results, discarding the previous ones. The autoconversion is never stopped by an unclesared interrupt or unread registers.

Programming the triggering of the threshold level can also generate shutdown. This is available for CONV0 and CONV1 channels independently and is enabled with the SHUTDOWN bits in the GPADC\_AUTO\_CTRL register. During SLEEP and OFF modes, only channels from 0 to 10 can be converted. For channels 12 and 13, conversion is possible in sleep if thermal sensor is not disabled.

**6.3.5.3 Calibration**

The GPADC channels are calibrated in the production line using a two-point calibration method. The channels are measured with two known values (X1 and X2) and the difference (D1 and D2) to the ideal values (Y1 and Y2) are stored in OTP memory. The principle of the calibration is shown in .



- Calibration points
- Measured points

 **6-10. ADC Calibration Scheme**

Some of the GPADC channels can use the same calibration data and the corrected result can be calculated using the equations:

Gain:

$$k = 1 + \left( \frac{D2 - D1}{X2 - X1} \right) \quad (4)$$

Offset:

$$b = D1 - (k - 1) \times X1 \quad (5)$$

If the measured code is a, the corrected code a' is:

$$a' = \frac{(a - b)}{k} \quad (6)$$

表 6-4 summarizes the parameters X1 and X2, and the register of D1 and D2 needed in the calculation for all the channels.

**表 6-4. GPADC Calibration Parameters**

CHANNEL	X1	X2	D1	D2	COMMENTS
0,1	2064 (0.63 V)	3112 (0.95 V)	GPADC_TRIM1	GPADC_TRIM2	Channel 1 trimming is used
2	2064 (1.26 V)	3112 (1.9 V)	GPADC_TRIM3	GPADC_TRIM4	
7	2064 (2.52 V)	3112 (3.8 V)	GPADC_TRIM7	GPADC_TRIM8	

### 6.3.6 General-Purpose I/Os (GPIO Terminals)

The TPS65903x-Q1 device integrates eight configurable general-purpose I/Os that are multiplexed with alternative features as described in 表 6-5.

**表 6-5. General Purpose I/Os Multiplexed Functions**

TERMINAL	PRIMARY FUNCTION	SECONDARY FUNCTION
GPIO_1	General-purpose I/O	Output: VBUSDET (VBUS detection)
GPIO_2	General-purpose I/O	Output: REGEN2
GPIO_4	General-purpose I/O	Output: SYSEN1 (external system enable)
GPIO_5	General-purpose I/O	Output: CLK32KGO1V8 (32-kHz digital-fated output clock in VRTC domain) or SYNCCLKOUT (Fallback synchronization clock for SMPS, 2.2MHz)
GPIO_6	General-purpose I/O	Output: SYSEN2 (external system enable)
GPIO_7	General-purpose I/O	Input: POWERHOLD

For GPIO characteristics, refer to:

- Ball description (see Section 4)
- Electrical characteristics (see Section 5.16, and Section 5.17 )
- Pullup and pulldown characteristics (see Section 5.18)

Each GPIO event can generate an interrupt on either rising and/or falling edge and each line is individually maskable (as described in 6.3.8)

All GPIOs can be used as wake-up events.

**注**

GPIO\_4 and GPIO\_6 are in the VIO domain and need the I/O supply to be available.

When configured in OTP as SYSEN1 and SYSEN2, GPIO\_4 and GPIO\_6 can be programmed to be part of power-up sequence.

Selection between primary and secondary functions is controlled through the registers PRIMARY\_SECONDARY\_PAD1 and PRIMARY\_SECONDARY\_PAD2.

When configured as primary functions, all GPIOs are controlled through the following set of registers:

- GPIO\_DAT\_DIR: Configure each GPIO direction individually (Read or Write)
- GPIO\_DATA\_IN: Data line-in when configured as an input (Read Only)
- GPIO\_DATA\_OUT: Data line-out when configured as an output (Read or Write)
- GPIO\_DEBOUNCE\_EN: Enable each GPIO debouncing individually (Read or Write)
- GPIO\_CTRL: Global GPIO control to enable or disable all GPIOs (Read or Write)
- GPIO\_CLEAR\_DATA\_OUT: Clear each GPIO data out individually (Write Only)
- GPIO\_SET\_DATA\_OUT: Set each GPIO data out individually (Write Only)
- PU\_PD\_GPIO\_CTRL1, PU\_PD\_GPIO\_CTRL2: Configure each line pull up and pull down (Read or Write)
- OD\_OUTPUT\_GPIO\_CTRL: Enable individual open-drain output (Read or Write)

When configured as secondary functions, none of the GPIO control registers (see [Table 6-5](#)) affect GPIO lines. Line configuration (pullup, pulldown, open-drain) for secondary functions is held in a separate register set, as well as specific function settings.

### 6.3.6.1 REGEN Output

Dedicated REGEN signal REGEN1 can be programmed to be part of power sequences to enable external devices like external SMPS. The REGEN2 signal is MUXed in GPIO\_2, and when REGEN2 mode is selected it can also be programmed to be part of power sequences. All REGEN signals are at VSYS level.

### 6.3.7 Thermal Monitoring

The TPS65903x-Q1 devices include several thermal monitoring functions:

- Thermal protection module internal to the TPS65903x-Q1 devices, placed close to the SMPS and LDO modules
- Platform temperature monitoring with an external NTC resistor
- Platform temperature monitoring with an external diode

The TPS65903x-Q1 devices integrate two thermal detection modules to monitor the temperature of the die. These modules are placed on opposite sides of the chip and close to the LDO and SMPS modules. Overtemperature at either module generates a warning to the system; if the temperature continues to rise, the TPS65903x-Q1 devices shut down before damage to the die can occur.

Thus, there are two protection levels:

- A hot-die (HD) function sends an interrupt to software. Software is expected to close any noncritical running tasks to reduce power.
- A thermal shutdown (TS) function immediately starts the TPS65903x-Q1 device switch-off.

By default, thermal protection is always enabled except in the BACKUP or OFF state. Disabling thermal protection in SLEEP mode for minimum power consumption is possible.

To use thermal monitoring in the system:

- Set the value for the HD temperature threshold with the OSC\_THERM\_CTRL.THERM\_HD\_SEL[1:0] register.
- TS can be disabled in SLEEP mode by setting the THERM\_OFF\_IN\_SLEEP bit to 1 in the OSC\_THERM\_CTRL register.
- During operation, if the die temperature increases above HD\_THR\_SEL, an interrupt (INT1.HOTDIE) is sent to the host processor. Immediate action to reduce TPS65903x-Q1 power dissipation must be taken by shutting down some function.
- If the die temperature of the TPS65903x-Q1 devices rise further (above 148°C) an immediate shutdown occurs. A TS event indication is written to the status register, INT1\_STATUS\_HOTDIE. The system cannot restart until the temperature falls below HD\_THR\_SEL.

### 6.3.7.1 Hot-Die Function (HD)

The HD detector monitors the temperature of the die and provides a warning to the host processor through the interrupt system when temperature reaches a critical value. The threshold value must be set below the thermal shutdown threshold. Hysteresis is added to the HD detection to avoid the generation of multiple interrupts.

The integrated HD function provides the host PM software with an early warning overtemperature condition. This monitoring system is connected to the interrupt controller and can send an interrupt when the temperature is higher than the programmed threshold. The TPS65903x-Q1 devices allow the programming of four junction-temperature thresholds to increase the flexibility of the system: in nominal conditions, the threshold triggering of the interrupt can be set from 117°C to 130°C. The HD hysteresis is 10°C in typical conditions.

When an interrupt is triggered by the power-management software, immediate action must be taken to reduce the amount of power drawn from the TPS65903x-Q1 devices (for example, noncritical applications must be closed).

### 6.3.7.2 Thermal Shutdown (TS)

The TS detector monitors the temperature on the die. If the junction reaches a temperature at which damage can occur, a switch-off transition is initiated and a thermal shutdown event is written into a status register.

The system cannot be restarted until the die temperature falls below the HD threshold.

### 6.3.7.3 Temperature Monitoring With External NTC Resistor or Diode

The GPADC\_IN1 channel can be used to measure a temperature with an external NTC resistor. External pullup and pulldown resistors can be connected to the input to linearize the characteristics of the NTC resistor. The temperature limits are set by external resistors.

## 6.3.8 Interrupts

表 6-6 lists the TPS65903x-Q1 interrupts.

These interrupts are split into four register groups (INT1, INT2, INT3, INT4) and each group has three associated control registers:

- INTx\_STATUS: Reflects which interrupt source has triggered an interrupt event
- INTx\_MASK: Used to mask any source of interrupt, to avoid generating an interrupt on a specified source
- INTx\_LINE\_STATE: Reflects the real-time state of each line associated to each source of interrupt

The INT4 register group has two additional registers, INT4\_EDGE\_DETECT1 and INT4\_EDGE\_DETECT2, to independently configure rising and falling edge detection.

All interrupts are logically combined on a single output line INT (default active low). This line is used as an external interrupt line to warn the host processor of any interrupt event that has occurred within the device. The host processor has to read the interrupt status registers (INTx\_STATUS) through the control interface (I<sup>2</sup>C or SPI) to identify the interrupt source(s). Any interrupt source can be masked by programming the corresponding mask register (INTx\_MASK). When an interrupt is masked, its associated event detection mechanism is disabled. Therefore the corresponding STATUS bit is not updated and the INT line is not triggered if the masked event occurs. Any event happening while its corresponding interrupt is masked is lost. If an interrupt is masked after it has been triggered (event has occurred and has not yet been cleared), then the STATUS bit reflects the event until it is cleared and it does not trigger again if a new event occurs (because it is now masked).

Because some interrupts are sources of ON requests (see 表 6-6), source masking can be used to mask a specific device switch-on event. Because an active interrupt line INT is treated as an ON request, any interrupt not masked must be cleared to allow the execution of a SLEEP sequence of the device when requested.

The INT line polarity and interrupts clearing method can be configured using the INT\_CTRL register.

An INT line event can be provided to the host in either SLEEP or ACTIVE mode, depending on the setting of the OSC\_THERM\_CTRL.INT\_MASK\_IN\_SLEEP bit.

When a new interrupt occurs while the interrupt line INT is still active (not all interrupts have been cleared), then:

- If the new interrupt source is the same as the one that has already triggered the INT line, it can be discarded or stored as a pending interrupt depending on the setting of the INT\_CTRL.INT\_PENDING bit.
  - When the INT\_CTRL.INT\_PENDING bit is active (default), then any new interrupt event occurring on the same source (while the INT line is still active) is stored as a pending interrupt. Because only one level of pending interrupt can be stored for a given source, when several events (more than two) occur on the same source, only the last one is stored. While an interrupt is pending, two accesses are needed (either read or write) to clear the STATUS bit: one access for the actual interrupt and another for the pending interrupt. Note: two consecutive read or write operations to the same register clear only one interrupt. Another register must be accessed between the two read or write clear operations. Example for clear-on-read: when INT signal is active, read all four INTx\_STATUS registers in sequence to collect status of all potential interrupt sources. Read access clears the full register for an active or actual interrupt. If the INT line is still active, repeat read sequence to check and clear pending interrupts.
  - When the INT\_CTRL.INT\_PENDING bit is inactive, then any new interrupt event occurring on the same source (while the INT line is still active) is discarded. Note: two consecutive read or write operations to the same register clear only one interrupt. Another register must be accessed between the two read or write clear operations.
- If the new interrupt source is different from the one that already triggered the INT line, then it is stored immediately into its corresponding STATUS bit.

To clear the interrupt line, all status registers must be cleared. The clearing of all status registers is achieved by using a clear-on-read or a clear-on-write method. The clearing method is selectable though the INT\_CTRL.INT\_CLEAR bit. Once set, the clearing method applies to all bits for all interrupts.

- Clear-on-read
  - Read access to a single status register clears all the bits for only this specific register (8 bits). Therefore, clearing all interrupts requests to read the four status registers. If the INT line is still active when the four read accesses complete, then another interrupt event has occurred during the read process; therefore the read sequence must be repeated.
- Clear-on-write
  - This method is bit-based; setting a specific bit to 1 clears only the written bit. Therefore, to clear a complete status register, 0xFF must be written. Clearing all interrupts requests to write 0xFF into the four status registers. If the INT line is still active when the four write accesses are complete, then another interrupt event has occurred during the write process; therefore the write sequence must be repeated.

**表 6-6. Interrupt Sources**

INTERRUPT	ASSOCIATED EVENT	EDGES DETECTION	ON REQUEST	REG. GROUP	REG. BIT	DESCRIPTION
VSYS_MON	Internal event	Rising and falling	Never	INT1	6	System voltage monitoring interrupt: Triggered when system voltage has crossed the configured threshold in VSYS_MON register.
HOTDIE	Internal event	Rising and falling	Never		5	Hot-die temperature interrupt: The embedded thermal monitoring module has detected a die temperature above the hot-die detection threshold. Interrupt is generated in ACTIVE and SLEEP state, not in OFF state.
PWRDOWN	PWRDOWN (terminal)	Rising and falling	Never		4	Power-down interrupt: Triggered when the event is detected on the PWRDOWN terminal.
RPWRON	RPWRON (terminal)	Falling	Always (INT mask don't care)		3	Remote power-on interrupt: Triggered when a signal change is detected. Interrupt is generated in ACTIVE and SLEEP state, not in OFF state.
LONG_PRESS_KEY	PWRON (terminal)	Falling	Never		2	Power-on long key-press interrupt. Triggered when PWRON is low during more than the long-press delay LONG_PRESS_KEY.LPK_TIME.
PWRON	PWRON (terminal)	Falling	Always (INT mask don't care)		1	Power-on interrupt: Triggered when PWRON button is pressed (low) while the device is on. Interrupt is generated in ACTIVE and SLEEP state, not in OFF state.
SHORT	Internal event	Rising	Yes (if INT not masked)	INT2	6	Short interrupt: Triggered when at least one of the power resources (SMPS or LDO) has its output shorted.
RESET_IN	RESET_IN (terminal)	Rising	Never		4	RESET_IN interrupt: Triggered when event is detected on RESET_IN terminal.
WDT	Internal event	Rising	Never		2	Watchdog time-out interrupt: Triggered when watchdog time-out has expired.
RTC_TIMER	Internal event	Rising	Yes (if INT not masked)		1	Real-time clock timer interrupt: Triggered at programmed regular period of time (every second or minute). Running in ACTIVE, OFF, and SLEEP state, default inactive.
RTC_ALARM	Internal event	Rising	Yes (if INT not masked)		0	Real-time clock alarm interrupt: Triggered at programmed determinate date and time.
VBUS	VBUS (terminal)	Rising and falling	Yes (if INT not masked)	INT3	7	VBUS wake-up comparator interrupt. Active in OFF state. Triggered when VBUS present.
GPADC_EOC_SW	Internal event	N/A	Yes (if INT not masked)		2	GPADC software end of conversion interrupt: Triggered when conversion result is available.
GPADC_AUTO_1	Internal event	N/A	Yes (if INT not masked)		1	GPADC automatic periodic conversion 1: Triggered when result of conversion is either above or below (depending on configuration) reference threshold GPADC_AUTO_CONV1_LSB and GPADC_AUTO_CONV1_MSB.
GPADC_AUTO_0	Internal event	N/A	Yes (if INT not masked)		0	GPADC automatic periodic conversion 0: Triggered when result of conversion is either above or below (depending on configuration) reference threshold GPADC_AUTO_CONV0_LSB and GPADC_AUTO_CONV0_MSB.

表 6-6. Interrupt Sources (continued)

INTERRUPT	ASSOCIATED EVENT	EDGES DETECTION	ON REQUEST	REG. GROUP	REG. BIT	DESCRIPTION
GPIO_7	GPIO_7 (terminal)	Rising and/or falling	Yes (if INT not masked)	INT4	7	GPIO_7 rising- or falling-edge detection interrupt
GPIO_6	GPIO_6 (terminal)	Rising and/or falling	Yes (if INT not masked)		6	GPIO_6 rising- or falling-edge detection interrupt
GPIO_5	GPIO_5 (terminal)	Rising and/or falling	Yes (if INT not masked)		5	GPIO_5 rising- or falling-edge detection interrupt
GPIO_4	GPIO_4 (terminal)	Rising and/or falling	Yes (if INT not masked)		4	GPIO_4 rising- or falling-edge detection interrupt
GPIO_3	GPIO_3 (terminal)	Rising and/or falling	Yes (if INT not masked)		3	GPIO_3 rising- or falling-edge detection interrupt
GPIO_2	GPIO_2 (terminal)	Rising and/or falling	Yes (if INT not masked)		2	GPIO_2 rising- or falling-edge detection interrupt
GPIO_1	GPIO_1 (terminal)	Rising and/or falling	Yes (if INT not masked)		1	GPIO_1 rising- or falling-edge detection interrupt
GPIO_0	GPIO_0 (terminal)	Rising and/or falling	Yes (if INT not masked)		0	GPIO_0 rising- or falling-edge detection interrupt

### 6.3.9 Control Interfaces

The TPS65903x-Q1 devices have two exclusive selectable (from factory settings) interfaces; two high-speed I<sup>2</sup>C interfaces (I2C1\_SCL\_SCK or I2C1\_SDA\_SDI and I2C2\_SCL\_SCE or I2C2\_SDA\_SDO) or one SPI interface (I2C1\_SCL\_SCK, I2C1\_SDA\_SDI, I2C2\_SDA\_SDO, or I2C2\_SCL\_SCE). Both are used to fully control and configure the device and have access to all the registers. When the I<sup>2</sup>C configuration is selected the I2C1\_SCL\_SCK or I2C1\_SDA\_SDI, a general purpose control (GPC) interface is dedicated to configure the device and the I2C2\_SCL\_SCE or I2C2\_SDA\_SDO interface dynamic voltage scaling (DVS) is dedicated to dynamically change the output voltage of the SMPS converters. The DVS I<sup>2</sup>C interface has access only to the voltage scaling registers of the SMPS converters (read and write mode).

#### 6.3.9.1 I<sup>2</sup>C Interfaces

The GPC I<sup>2</sup>C interface (I2C1\_SCL\_SCK and I2C1\_SDA\_SDI) is dedicated to access the configuration registers of all the resources of the system.

The DVS I<sup>2</sup>C interface (I2C2\_SCL\_SCE and I2C2\_SDA\_SDO) is dedicated to access the DVS registers independently from the GPC I<sup>2</sup>C.

The control interfaces comply with the HS-I<sup>2</sup>C specification and support the following features:

- Mode: Slave only (receiver and transmitter)
- Speed:
  - Standard mode (100 kbps)
  - Fast mode (400 kbps)
  - High-speed mode (3.4 Mbps)
- Addressing: 7-bit mode addressing device

The following features are not supported:

- 10-bit addressing
- General call
- Master mode (bus arbitration and clock generation)

I<sup>2</sup>C is a 2-wire serial interface developed by NXP (formerly Philips Semiconductor) (see *I<sup>2</sup>C-Bus Specification and user manual, Rev 03, June 2007*). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, the SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open-drain I/O terminals, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the start and stop of data transfers. A slave device receives and/or transmits data on the bus under control of the master device. The data transfer protocol for standard and fast modes is exactly the same, and they are referred to as F/S mode in this document. The protocol for high-speed mode is different from F/S mode, and it is referred to as HS mode.

### 6.3.9.1.1 I<sup>2</sup>C Implementation

The TPS65903x-Q1 standard I<sup>2</sup>C 7-bit slave device address is set to 010010xx (binary) where the two least-significant bits are used for page selection.

The device is organized in five internal pages of 256 bytes (registers) as follows:

- Slave device address 0x48: Power registers
- Slave device address 0x49: Interfaces and auxiliaries
- Slave device address 0x4A: Trimming and test
- Slave device address 0x4B: OTP
- Slave device address 0x12: DVS

The device address for the DVS I<sup>2</sup>C interface is set to 0x12.

If one of the addresses conflicts with another device I<sup>2</sup>C address, it is possible to remap each address to a fixed alternative one as described in [表 6-7](#). I<sup>2</sup>C for DVS is fixed because it is dedicated interface.

**表 6-7. I<sup>2</sup>C Address Configuration**

REGISTER	BIT	PAGE	ADDRESSES
I2C_SPI	ID_I2C1[0]	Power registers	ID_I2C1[0] = 0: 0x48
			ID_I2C1[0] = 1: 0x58
	ID_I2C1[1]	Interfaces and auxiliaries	ID_I2C1[1] = 0: 0x49
			ID_I2C1[1] = 1: 0x59
	ID_I2C1[2]	Trimming and test	ID_I2C1[2] = 0: 0x4A
			ID_I2C1[2] = 1: 0x5A
	ID_I2C1[3]	OTP	ID_I2C1[3] = 0: 0x4B
			ID_I2C1[3] = 1: 0x5B
	ID_I2C2	DVS	ID_I2C2 = 0: 0x12

### 6.3.9.1.2 F/S Mode Protocol

The master initiates data transfer by generating a START condition. The START condition is when a high-to-low transition occurs on the SDA line while SCL is high (see [图 6-11](#)). All I<sup>2</sup>C-compatible devices should recognize a START condition.

The master then generates the SCL pulses and transmits the 7-bit address and the read or write direction bit (R/W) on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see [图 6-12](#)). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see [图 6-13](#)) by pulling the SDA line low during the entire high period of the ninth SCL cycle. When this acknowledge is detected, the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can be generated by the master or the slave, depending on which one is the receiver. Nine-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high (see Figure 6-11). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C-compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address.

Attempting to read data from register addresses not listed in this section results in 0xFF being read out.

### 6.3.9.1.3 HS Mode Protocol

When the bus is idle, the SDA and SCL lines are pulled high by the pullup devices.

The master generates a START condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S mode at no more than 400 kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a REPEATED START condition (a REPEATED START condition has the same timing as the START condition). After the REPEATED START condition, the protocol is the same as F/S mode, except transmission speeds up to 3.4 Mbps are allowed. A STOP condition ends the HS mode and switches all the internal settings of the slave devices to support F/S mode. Instead of using a STOP condition, REPEATED START conditions are used to secure the bus in HS mode.

Attempting to read data from register addresses not listed in this section results in 0xFF being read out.




Figure 6-11. START and STOP Conditions




Figure 6-12. Bit Transfer on the Serial Interface




图 6-13. Acknowledge on the I<sup>2</sup>C Bus




图 6-14. Bus Protocol

### 6.3.9.2 SPI Interface

The SPI is a 4-wire slave interface used to access and configure the device. The SPI allows read-and-write access to the configuration registers of all resources of the system.

The SPI uses the following signals:

- SCE (I2C2\_SCL\_SCE): Chip enable – Input driven by host master, used to initiate and terminate a transaction
- SCK (I2C1\_SCL\_SCK): Clock – Input driven by host master, used as master clock for data transaction
- SDI (I2C1\_SDA\_SDI): Data input – Input driven by host master, used as data line from master to slave
- SDO (I2C2\_SDA\_SDO): Data output – Output driven by TPS65903x-Q1 PMIC device, used as data line from slave to master and defaults to high impedance

### 6.3.9.2.1 SPI Modes

The SPI interface does not have access to the OTP and DVS registers (slave device address 0x4B & 0x12) of the TPS65903x-Q1 device. The SPI\_PAGE\_CTRL.SPI\_PAGE\_ACCESS register can be configured to access all other registers (slave device address 0x48, 0x49, & 0x4A) by:


- SPI\_PAGE\_CTRL.SPI\_PAGE\_ACCESS = 0: Page1 = 0x48, Page2 = 0x49
- SPI\_PAGE\_CTRL.SPI\_PAGE\_ACCESS = 1: Page1 = 0x48, Page3 = 0x4A

This SPI interface supports two access modes (Note: all shifts are done MSB first (Data, Address, Page)):


- Single access (read or write)
  - This consists of fetching and storing one single data location. The protocol is depicted in [Figure 6-15](#).
  - The R/W bit is always provided first, followed by page address and register address fields. When R/W = 0, a read access is performed. When R/W = 1, a write access is performed.
  - 1 burst bit indicates if following transfer is a single access (BURST = 0) or a burst access (BURST = 1).
  - 4 unused bits follow the burst bit and finally the 8-bit data is either shifted in (write) or out (read).
  - For a write access, the data output line SDO is invalid (useless) during the whole transaction.
  - For a read access, the data output line SDO is invalid during the unused bits (time slot used for data fetch) and then becomes active or valid after the unused bits.
- Burst access (read or write)
  - This consists of fetching and storing several data at contiguous locations. The protocol is depicted in [Figure 6-16](#).
  - The R/W bit is always provided first, followed by page address and register address fields. When R/W = 0, a read access is performed. When R/W = 1, a write access is performed.
  - 1 burst bit indicates if following transfer is a single access (BURST = 0) or a burst access (BURST = 1).
  - 4 unused bits follow the burst bit and finally packets of 8-bit data are either shifted in (write) or out (read).
  - The transaction remains active as long as the SCE signal is maintained high by the host.
  - The address is automatically incremented internally for each new 8-bit packet received.
  - The host must pull the SCE signal low after a complete 8-bit data is transferred, otherwise the last transaction is discarded.
  - For a write access, the data output line SDO is invalid (useless) during the whole transaction.
  - For a read access, the data output line SDO is invalid during the unused bits (time slot used for data fetch) and then becomes active or valid after the unused bits.

6.3.9.2.2 SPI Protocol

ES2.0



----- Palmas samples SDI on SCK rising edge  
=> Master to assert data on falling edge



----- Palmas samples SDI on SCK rising edge => Master need to assert data on falling edge

----- Palmas asserts SDO to get it available on SCK rising edge => Master need to sample data on rising edge

6-15. SPI Single Read and Write Access

ES2.0




图 6-16. SPI Burst Read and Write Access

6.3.10 Device Identification

The following registers can differentiate the TPS65903x-Q1 device being used.

表 6-8. TPS65903x-Q1 Device ID

REGISTER NAME	REGISTER DESCRIPTION	VALUE
PRODUCT_ID_MSB	For all TPS65903x-Q1 devices, this register will have the same value.	0x90
PRODUCT_ID_LSB	For all TPS65903x-Q1 devices, this register will have the same value.	0x39
DESIGNREV	This register distinguishes which silicon version is used.	Revision 1.0
		Revision 1.1
		Revision 1.2
		Revision 1.3
		Revision 1.4
SW_REVISION	This register will be representative of the OTP version programmed on the device.	OTP dependent

6.4 Device Functional Modes


6.4.1 Embedded Power Controller

The EPC is composed of three main modules:

- An event arbitration module used to prioritize ON, OFF, WAKE, and SLEEP requests.
- A power state-machine used to determine which power sequence to execute, based on the system state (supplies, temperature, and so forth) and requested transition (from the event arbitration module).

- A power sequencer that fetches the selected power sequence from OTP and executes it. The power sequencer sets up and controls all resources accordingly, based on the definition of each sequence.

☒ 6-17 shows the EPC block diagram.




☒ 6-17. EPC Block Diagram

The power state-machine is defined through the following states:

- **NO SUPPLY:** The device is not powered by any energy source on the system power rail ( $VCC1 < POR$ ).
- **BACKUP:** The device is not powered by a valid supply on the system power rail ( $VCC1 < VSYS\_LO$ ) ( $VCC > POR$ ).
- **OFF:** The device is powered by a valid supply on the system power rail ( $VCC1 > VSYS\_LO$ ) and it is waiting for a start-up event or condition. All device resources are in the OFF state. The approximate time for device to arrive the OFF state from the NO SUPPLY state, without considering the rise time of VSYS and the settling time of the VSYS\_LO comparator, is approximately 5.5 ms.
- **ACTIVE:** The device is powered by a valid supply on the system power rail ( $VCC1 > VSYS\_LO$ ) and has received a start-up event. It has switched to the ACTIVE state, having full capacity to supply the processor and other platform modules.
- **SLEEP:** The device is powered by a valid supply on the system power rail ( $VCC1 > VSYS\_LO$ ) and is in low-power mode. All configured resources are set to their low-power mode, which can be ON, SLEEP, or OFF depending on the specific resource setting. If a given resource is maintained active (ON) during low-power mode, then all its linked subsystems are automatically maintained active.

☒ 6-18 shows the state diagram for the power control state-machine.



6-18. State Diagram for the Power Control State-Machine

Power sequences define how a resource state switches between the OFF, ACTIVE, and SLEEP states, but they have no effect during the NO SUPPLY or BACKUP states. The EPC supervises the system according to these power sequences, once the device is brought into the OFF state from a NO SUPPLY or BACKUP state. This is achieved automatically by internal hardware controlling the device before handing it over to the EPC.

The allowed power transitions are:

- OFF to ACTIVE (OFF2ACT)
- ACTIVE to OFF (ACT2OFF)
- ACTIVE to SLEEP (ACT2SLP)
- SLEEP to ACTIVE (SLP2ACT)
- SLEEP to OFF (SLP2OFF)

Each power transition consists of a sequence of one or several register accesses that controls the resources according to the EPC supervision. Because these sequences are stored in nonvolatile memory (OTP), they cannot be altered.

## 6.4.2 State Transition Requests

### 6.4.2.1 ON Requests

ON requests are used to switch on the device, which transitions the device from the OFF to the ACTIVE state. [表 6-9](#) lists the ON requests.

**表 6-9. ON Requests**

EVENT	MASKABLE	POLARITY	COMMENT	DEBOUNCE
RPWRON (terminal)	No	Low	Level sensitive	16 ms ± 1 ms
PWRON (terminal)	No	Low	Level sensitive	N/A
Part of interrupts (event)	Yes (INTx_MASK register. Default: Masked)	Event	Edge sensitive	N/A
POWERHOLD (terminal)	No	High	Level sensitive	3 - 5 ms typical

If one of the events listed in [表 6-9](#) occurs, it powers on the device, unless one of the gating conditions listed in [表 6-10](#) is present. For interrupt sources that can be configured as ON requests, see [表 6-6](#).

**表 6-10. ON Requests Gating Conditions**

EVENT	MASKABLE	POLARITY	COMMENT
VSYS_HI (event)	No	Low	VCC_SENSE < VSYS_HI
HOTDIE (event)	No	High	Device temperature exceeds HOTDIE level
PWRDOWN (terminal)	No	OTP configurable	
RESET_IN (terminal)	No	OTP configurable	

### 6.4.2.2 OFF Requests

OFF requests are used to switch off the device, transitioning the device from the SLEEP or the ACTIVE to the OFF state. [表 6-11](#) lists the OFF requests. OFF requests have the highest priority, and there are no gating conditions. Any OFF request is executed even though a valid SLEEP or ON request is present. The device goes to the OFF state, and once the OFF request is cleared it reacts to an ON request, if there are any.

**表 6-11. OFF Requests**

EVENT	MASKABLE	POLARITY	DEBOUNCE	SWITCH OFF DELAY	RESET LEVEL	RESET SEQUENCE
PWRON (terminal) (long press key)	No	Low	N/A	SWOFF_DLY	HWRST	SD
PWRDOWN (terminal)	No	OTP configurable		SWOFF_DLY	OTP Configurable	OTP Configurable

表 6-11. OFF Requests (continued)

EVENT	MASKABLE	POLARITY	DEBOUNCE	SWITCH OFF DELAY	RESET LEVEL	RESET SEQUENCE
WATCHDOG TIMEOUT (internal event)	N/A. WDT is disabled by default but software can enable it.	NA	N/A	SWOFF_DLY	OTP Configurable	OTP Configurable
THERMAL SHUTDOWN (internal event)	No	NA	N/A	0	OTP Configurable	OTP Configurable
RESET_IN (terminal)	No	OTP configurable	N/A	SWOFF_DLY	OTP Configurable	OTP Configurable
SW_RST (register bit)	No	NA	N/A	0	OTP Configurable	OTP Configurable
DEV_ON (register bit)	No	NA	N/A	0	SWORST	SD
VSYS_LO (internal event)	No	NA		0	OTP Configurable	OTP Configurable
POWERHOLD (terminal)	No	Low		0	SWORST	SD
GPADC_SHUTDOWN	Yes	NA	N/A	SWOFF_DLY	OTP Configurable	OTP Configurable

## Notes:

- SWOFF\_DLY is the same for all requests. Once configured to a specific value (0, 1, 2, or 4 s) it is applied to all OFF requests.
- RESET\_LEVEL is selectable as HWRST (wide set of registers is reset to default values) or SWORST (more limited set of registers is reset).
- OFF requests are configured to force the EPC to either execute a shutdown (SD) or a cold restart (CR).
  - When configured to generate an SD, the EPC executes a transition to the OFF state (SLP2OFF or ACT2OFF power sequence) and remains in the OFF state.
  - When configured to generate a CR, the EPC executes a transition to the OFF state (SLP2OFF or ACT2OFF power sequence) and restarts, transitioning to the ACTIVE state (OFF2ACT power sequence) if none of the ON request gating conditions are present.
- Watchdog is disabled by default. SW can enable watchdog and lock (write protect) watchdog register (WATCHDOG).
- The DEV\_ON event has a lower priority over other ON events; it forces the device to go to the OFF state only if no other ON conditions are keeping the device active (POWERHOLD).
- The POWERHOLD event has a lower priority over other ON events; it forces the device to go to the OFF state only if no other ON conditions are keeping the device active (DEV\_ON).

### 6.4.2.3 SLEEP and WAKE Requests

SLEEP requests are used to put the device in the SLEEP state, meaning a transition from the ACTIVE to SLEEP state. This sets internal resources into low-power mode, as well as user-defined resources into their user predefined low-power mode. The states of the resources during active and sleep modes are defined in the LDO\*\_CTRL registers and SMPS\*\_CTRL registers.

表 6-12 lists the SLEEP requests. Any of these events trigger the ACT2SLP sequence, unless there are pending interrupts (unmasked). Only an interrupt or NSLEEP inactive (high) generates a WAKE request to wake up the device (exit from the SLEEP state). A WAKE request (only during the SLEEP state) wakes up the device and triggers a SLEEP2ACT or a SLEEP2OFF power sequence.

**表 6-12. SLEEP Requests**

EVENT	MASKABLE	POLARITY	COMMENT
NSLEEP (terminal)	Yes (Default: Masked)	Low	Level sensitive

For each resource, a transition from the ACTIVE to SLEEP state or SLEEP to ACTIVE state can be controlled in two different ways:

- Through EPC sequencing (ACT2SLP or SLP2ACT power sequence), when the resource is associated to the NSLEEP signal.
- Through direct control of the resource power mode (active or sleep).
  - The user can bypass SLEEP and WAKE sequencing by having resources assigned to one external control signal (ENABLE1). This signal has direct control on the power modes (active or sleep) of any resources associated to it and it triggers an immediate switch from one mode to the other, regardless of the EPC sequencing.

All resources can therefore be associated to two external terminals (NSLEEP and ENABLE1) and they switch between the SLEEP and ACTIVE states based on [表 6-13](#).

**表 6-13. Resources SLEEP and ACTIVE Assignments**

ENABLE1 ASSIGNMENT	NSLEEP ASSIGNMENT	ENABLE1 TERMINAL STATE	NSLEEP TERMINAL STATE	STATE	TRANSITION
0	0	Don't care	Don't care	ACTIVE	None
0	1	Don't care	0 ↔ 1	SLEEP ↔ ACTIVE	Sequenced
1	0	0 ↔ 1	Don't care	SLEEP ↔ ACTIVE	Immediate
1	1	0	0 ↔ 1	SLEEP ↔ ACTIVE	Sequenced
		1	0 ↔ 1	ACTIVE	None
		0 ↔ 1	0	SLEEP ↔ ACTIVE	Immediate
		0 ↔ 1	1	ACTIVE	None

### 注

- The polarity of the NSLEEP and ENABLE1 signals is configurable through the POLARITY\_CTRL register. By default:
  - ENABLE1 is active high; a transition from 0 to 1 requests a transition from SLEEP to ACTIVE.
  - NSLEEP is active low; a transition from 1 to 0 requests a transition from ACTIVE to SLEEP.
- Resource assignments to the NSLEEP and ENABLE1 signals are configured in the ENABLEx\_YYY\_ASSIGN and NSLEEP\_YYY\_ASSIGN registers (where x = 1 or 2 and YYY = RES or SMPS or LDO)
- Several resources can be assigned to the same ENABLE1 signal and therefore, when triggered, they all switch their power mode at the same time.
- When resources are assigned only to the NSLEEP signal, their respective switching order is controlled and defined in the power sequence.
- When a resource is not assigned to any signal (NSLEEP and ENABLE1), it never switches from the ACTIVE to SLEEP state. The resource always remains in active mode.

**注意**

A defect in the digital controller of TPS65903x-Q1 was discovered, which may cause the PLL to shut down unexpectedly under the following sequence of events:

- PLL is programmed to be OFF under SLEEP mode through the PLEN\_CTRL register
- NSLEEP is assigned to control the entering of SLEEP mode for the PLL through the NSLEEP\_RES\_ASSIGN register
- TPS65903x-Q1 goes through a SLP2OFF state transition followed by an OFF2ACT state transition
- PLL is again assigned to be OFF in SLEEP mode through the programming of the PLEN\_CTRL and the NSLEEP\_RES\_ASSIGN registers while the device remains in ACTIVE mode

Two possible actions are recommended to help prevent the PLL from shutting down unexpectedly:


- [Hardware Implementation] Toggle the NSLEEP pin twice to force the ACT2SLP and SLP2ACT state transitions as soon as TPS65903x-Q1 wakes up from back to back SLP2OFF and OFF2ACT state transitions
- [Software Implementation] Toggle the NSLEEP\_POLARITY bit (0 → 1 → 0) of the POLARITY\_CTRL register to force the ACT2SLP and SLP2ACT device state transitions as soon as TPS65903x-Q1 wakes up from back to back SLP2OFF and OFF2ACT state transitions

### 6.4.3 Power Sequences

A power sequence is an automatic pre-programmed sequence handled by the TPS65903x-Q1 device series to configure the device resources: SMPSs, LDOs, 32-kHz clock, part of GPIOs, , REGEN signals) into on, off, or sleep modes. See 6.3.6 for GPIO details.

Figure 6-19 shows an example of an OFF2ACT transition followed by an ACT2OFF transition. The sequence is triggered through PWRON terminal and the resources controlled (for this example) are: VIO, LDO1, SMPS2, LDO6, REGEN1, LDOLN, LDOUSB, and CLK32KOUT. The time between each resource enable and disable (TinstX) is also part of the preprogrammed sequence definition.

When a resource is not assigned to any power sequence, it remains in off mode. The user (through software) can enable and configure this resource independently after the power sequence completes.




6-19. Power Sequence Example

The power sequences of the TPS65903x-Q1 device series are defined according to the processor requirements, see the relevant Application Note for more information.

#### 6.4.4 Start Up Timing and RESET\_OUT Generation

The total start-up time of TPS65903x-Q1 from the first supply insertion until the release of reset to the processor is defined by the boot time of internal resources as well as the OTP defined boot sequence.

Following figure shows the power up sequence timing and the generation of the RESET\_OUT signal.



6-20. Start Up Timing Diagram

The  $t_1$  time is the delay between VCC1 crossing the POR threshold and VIO (First rail in the power sequence) rising up. The  $t_1$  time must be at least 6 ms. If the time from VCC to VIO is less than 6 ms, the VIO buffers are supplied while the OTP is still being initialized, which could cause glitches on any VIO output buffer. Supplying VIO at least 6 ms after supplying VCC makes sure that the OTP is initialized and the output buffers are held low when VIO is supplied. The VIO\_IN pin may be supplied before or after the first rail in the power sequence is enabled, as long as it is at least 6 ms after VCC.

The  $t_2$  time is the internal 16.384-MHz crystal oscillator start-up time, or the external 32kHz clock input availability delay time.

The  $t_3$  time is the delay between the power up sequence start and RESET\_OUT release. RESET\_OUT will be released once power up sequence is complete and:

- the 16.384MHz clock is stabilized if the 16.384MHz Xtal is present and the oscillator is enabled, or
- the external 32kHz clock is stabilized and the 16.384MHz oscillator is bypassed, or
- the GATE\_RESET\_OUT OTP bit is used to allow the TPS65903x-Q1 to power up without the presence of the 16.384MHz crystal nor the external 32kHz clock input.

The duration of the power up sequence depends on OTP programming; average value is about 10ms.

### 6.4.5 Power On Acknowledge

The TPS65903x-Q1 device series is designed to support the following power on acknowledge modes: POWERHOLD mode and AUTODEVON mode.

#### 6.4.5.1 POWERHOLD Mode

In POWERHOLD mode, the acknowledge of the power on is achieved through a dedicated pin, POWERHOLD. Upon receipt of an ON request, the device initiates the power-up sequence and asserts the RESET\_OUT pin high once it is in the ACTIVE state (reset released). While in the ACTIVE state, the device remains active for 8 seconds and then automatically shuts down. During this time-frame, to keep the device active, the host processor must assert and keep the POWERHOLD pin high. If the POWERHOLD pin is then set back to low, it is interpreted as an OFF request by the device.

Figure 6-21 shows the POWERHOLD mode timing diagrams.





Figure 6-21. POWERHOLD Mode Timing Diagrams

#### 6.4.5.2 AUTODEVON Mode


In this mode, at the end of the power-up sequence, the register bit DEV\_CTRL.DEV\_ON is automatically set to 1 and the device remains in its ACTIVE state until this bit is cleared by the host processor.

Figure 6-22 and Figure 6-23 show the AUTODEVON mode timing diagrams.



6-22. AUTODEVON Mode Timing Diagrams

The DEV\_ON bit can also be configured so that it is not auto-updated (set to 1) at the end of the power-up sequence. In this case, the device behaves similarly to the POWERWHOLD mode, except the host has control over it using the DEV\_CTRL.DEV\_ON register bit instead of the POWERHOLD terminal. Therefore, to keep the device active, the host must set and keep this bit at 1.



6-23. DEV\_ON Mode Timing Diagrams

### 6.4.6 BOOT Configuration

All TPS65903x-Q1 device series resource settings are stored under the form of registers. Therefore, any platform-related settings are linked to an action altering these registers. This action can be a static update (register initialization value) or a dynamic update of the register (either from the user or from a power sequence).

Resources and platform settings are stored in nonvolatile memory (OTP):

- Static platform settings:
  - These settings define, for example, SMPS or LDO default voltages, GPIO functionality, and TPS65903x-Q1 switch-on events. Part of the static platform settings can have two different values, and these values are selected with the BOOT0 terminal. Static platform settings can be overwritten by a power sequence or by the user.
- Sequence platform settings:
  - These settings define TPS65903x-Q1 power sequences between state transitions, for example, the OFF2ACT sequence when transitioning from OFF mode to ACTIVE mode. Each power sequence is composed of several register accesses that define which resources (and their corresponding registers) must be updated during the respective state transition. Three different sequences can be defined with the BOOT0 and BOOT1 terminals. These settings can be overwritten by the user once the power sequence completes its execution.




图 6-24. Boot Terminal Control

6.4.6.1 Boot Terminal Selection

表 6-14 lists the boot terminals associated configurations.

注

Generally two of the three power sequence definitions are small modifications from the main sequence to the respective OTP memory size.

表 6-14. Boot Terminal Associated Configurations

BOOT0	BOOT1	OTP CONFIGURATION	POWER SEQUENCE SELECTOR
0	0	Set_0	Sel_0
0	1	Set_0	Sel_1
1	0	Set_1	Sel_2
1	1	Set_1	Sel_2

The BOOT0 and BOOT1 terminals must be grounded or pulled up, but the terminals must not be unconnected (high impedance).

The BOOT0 terminal is used to select between two different OTP sets (Set\_0 and Set\_1) of device configuration (referred to as selectable platform settings in 图 6-24). For list of OTP programmable parameters with programmed values refer to the Application Note of the relevant part number.

**注**

The respective VSEL[6:0] bit field in the SMPSn\_VOLTAGE and SMPSn\_FORCE registers is mapped on a same OTP memory location, meaning that they are loaded at reset with the same value and that the BOOT0 terminal changes the setting for both of them.

The BOOT0 terminal can also be used with the BOOT1 terminal as static selectors during execution of the power sequence. This is intended to provide a possibility from within a static power sequence, to branch to different instructions. This allows choosing power sequences (or subpart of power sequences) based on BOOT terminals without altering power sequences themselves in OTP.

### 6.4.7 Reset Levels

The device series resource control registers are defined by three categories:

- POR registers: POR registers
- HW registers: HARDWARE registers
- SWO registers: SWITCHOFF registers


These registers are associated to three levels of reset as described below:

- Power-on reset (POR)
  - Power-on reset happens when the device gets its supplies and transition from the NOSUPPLY state to the BACKUP state. This is the global device reset.
  - Additionally, SMPS\_THERMAL\_STATUS, SMPS\_SHORT\_STATUS, SMSP\_POWERGOOD\_MASK, LDO\_SHORT\_STATUS and SWOFF\_STATUS registers are in POR domain. This list is indicative only.
- HWRST – Hardware reset
  - Hardware reset happens when any OFF request is configured to generate a hardware reset. This reset triggers a transition to the OFF state from either the ACTIVE or SLEEP state (execute either the ACT2OFF or SLP2OFF sequence).
- SWORST – Switch-off reset
  - Switch-off reset happens when any OFF request is configured to not generate a hardware reset. This reset acts as the HWRST, except only the SWO registers are reset. The device goes in the OFF state, from either ACTIVE or SLEEP, and therefore executes the ACT2OFF or SLP2OFF sequence.
  - Power resource control registers for SMPS and LDO voltage levels and operating mode control are in SWORST domain. Additionally some registers control the 32-kHz, REGENx and SYSENx, watchdog, external charger control, and VSYS\_MON comparator. This list is indicative only.

表 6-15 lists the reset levels, and 图 6-25 shows the reset levels versus registers.

**表 6-15. Reset Levels**

LEVEL	RESET TAG	REGISTERS AFFECTED	COMMENT
0	POR	POR, HW, SWO	This reset level is the lowest level, for which all registers are reset.
1	HWRST	HW, SWO	During hardware reset (HWRST), all registers are reset except the POR registers.
2	SWORST	SWO	Only the SWO registers are reset.



✉ 6-25. Reset Levels versus Registers

#### 6.4.8 Warm Reset

The device series can execute a warm reset. The main purpose of this reset is to recover the device from a locked or unknown state by reloading the default configuration. The warm reset is triggered by the NRESWARM terminal. During a warm reset, the OFF2ACT sequence is executed regardless of the actual state (ACTIVE, SLEEP) and the device returns to or remains in the ACTIVE state. Resources that are not part of the OFF2ACT sequence are not impacted by warm reset and maintain the previous state. Resources that are part of power-up sequence go to ACTIVE mode and the output voltage level is reloaded from OTP or kept in the previous value depending on the WR\_S bit in the SMPSx\_CTRL register or the LDOx\_CTRL register.

#### 6.4.9 RESET\_IN

RESET\_IN is a gating signal for on request and causes a switch-off event (Cold Reset or Shutdown). [表 6-11](#) shows that the RESET\_IN behavior is programmable.

#### 6.4.10 Watchdog Timer (WDT)

The watchdog timer has two modes of operation, periodic mode and interrupt mode.

In periodic mode, an interrupt is generated with a regular period  $N$  that is defined by the WATCHDOG.TIMER setting. This interrupt is generated at the beginning of the period (when the watchdog internal counter equals 1). The IC initiates a shutdown at the end of the period (when the internal counter has reached  $N$ ) only if the interrupt has not been cleared within the defined time frame (0 to  $N$ ). In this mode, when the interrupt is cleared, the internal counter is not reset. The counter continues to count until it reaches the maximum value (defined by the TIMER setting) and automatically rolls over to 0 in order to start a new counting period. Regardless of when the interrupt is cleared within a given period ( $N$ ), the next interrupt is generated only when the ongoing period completes (reaches  $N$ ). The internal watchdog counter is initialized and kept at 0 as long as the RESET\_OUT terminal is low. The counter begins counting as soon as the RESET\_OUT terminal is released.

In interrupt mode, any interrupt source resets the watchdog counter and begins the counting. If the sources of the interrupts are not cleared (INT line released) before the end of the predefined period  $N$  (set by WATCHDOG.TIMER setting) then the IC initiates a shutdown. If the sources of the interrupts are cleared within the predefined period, then the watchdog counter is discarded (DC) and no shutdown sequence is initiated.

By default, the watchdog is disabled.

✉ 6-26 shows the watchdog timings.




Figure 6-26. Watchdog Timing Diagrams

### 6.4.11 System Voltage Monitoring

The power state-machine of the devices are controlled by comparators monitoring the voltage on the VCC\_SENSE and VCC1 terminals. For electrical parameters see [Section 5.14](#).

**POR:** When the supply at the VCC1 terminal is below the POR threshold, the devices are in the NO SUPPLY state. All functionality, including RTC, is off. When the voltage in VCC1 rises above the POR threshold, the device enters from the NO SUPPLY to the BACKUP state.

**VSYS\_LO:** When the voltage on VCC1 terminal rises above VSYS\_LO, the device enters from the BACKUP state to the OFF state. When the device is in the ACTIVE, SLEEP, or OFF state and the voltage on VCC1 decreases below VSYS\_LO, the device enters BACKUP state. When the device transitions from the ACTIVE state to the BACKUP state, all active SMPS and LDO regulators, except LDOVRTC, are disabled simultaneously. When operating with a 16.384-MHz crystal, the regulators are immediately disabled after VCC1 becomes less than VSYS\_LO. When operating without a crystal, a 180- $\mu$ s deglitch time occurs after VCC1 becomes less than VSYS\_LO and before the regulators are disabled. The VSYS\_LO level is OTP programmable.

**注**

For silicon revision 1.3 or earlier, when operating without a crystal, transitioning from the ACTIVE state to the BACKUP state using VSYS\_LO while the outputs are active must always be followed by a POR event to make sure the device is reset properly. See [6.3.10](#) to identify the silicon version in the device.

**VSYS\_MON:** During power up, the VSYS\_HI OTP value is used as a threshold for the VSYS\_MON comparator which is gating the PMIC start-up (as a threshold for transition from OFF to ACTIVE state). The VSYS\_MON comparator monitors the VCC\_SENSE terminal. After power up, software can configure the comparator threshold in the VSYS\_MON register.

Figure 6-27 shows a block diagram of the system comparators.





图 6-27. System Comparators

To use comparators in the system:

- The VSYS\_LO and VSYS\_HI thresholds are defined in the OTP. Software cannot change these levels.
- After start-up, the VSYS\_MON comparator is automatically disabled. Software can select a new threshold level using the VSYS\_MON register and enable the comparator.
- In order for the same coding on the rising and falling edge, the VSYS\_MON comparator does not include hysteresis and therefore can generate multiple interrupts when the voltage level is at the threshold level. New interrupt generation has a 125- $\mu$ s debounce time which allows the software to mask the interrupt and update the threshold level or disable the comparator before receiving a new interrupt.

图 6-28 shows additional details on the VSYS\_MON comparator. When the VSYS\_MON comparator is enabled, and the internal buffer is bypassed, input impedance at the VCC\_SENSE terminal is 500 k $\Omega$  (typical). When the comparators are disabled, the VCC\_SENSE terminal is at high impedance mode. If GPADC is enabled to measure channel 6 or channel 7, 40 k $\Omega$  is added in parallel to the corresponding comparator. See 表 6-3 for the GPADC input range.

To enable system voltage sensing above 5.25 V, an external resistive divider can be used. Internal buffers are enabled by setting OTP bit HIGH\_VCC\_SENSE = 1 to provide high impedance for the external resistive dividers. The maximum input level for the internal buffer is VCC1 – 1 V.



6-28. VSYS\_MON Comparator Details

#### 6.4.11.1 Generating a POR

注

This section applies to silicon revisions 1.3 or earlier. Newer silicon revisions do not have this requirement because the V<sub>CC</sub> is continuously sampled. See 6.3.10 to identify the silicon version in the device.

To generate a POR from a falling V<sub>CC</sub>, V<sub>CC</sub> is sampled every 1 ms and compared to the POR threshold. In case V<sub>CC</sub> is discharged and resupplied quickly, a POR may not be reliably generated if V<sub>CC</sub> crosses the POR threshold between samples. Another way to generate POR is to discharge the LDOVRTC regulator to 0 V after V<sub>CC</sub> is removed. With no external load, this could take seconds for the LDOVRTC output to discharge to 0 V. The PMIC should not be restarted after V<sub>CC</sub> is removed but before LDOVRTC is discharged to 0 V. If necessary, TI recommends adding a pulldown resistor from the LDOVRTC output to GND with a minimum of 3.9 kΩ to speed up the LDOVRTC discharge time. For more details, refer to [POR Generation in TPS65903x and TPS6591x Devices](#).

The value of the pulldown resistor should be chosen based on the desired discharge time and acceptable current draw in the OFF state, but no greater than 0.5 mA. Use 式 7 to calculate the pulldown resistor based on the desired discharge time.

$$R_{PD} \text{ (k}\Omega\text{)} = \frac{t_{\text{discharge}} \text{ (ms)}}{C_O \text{ (}\mu\text{F)} \times 3}$$

where

- t<sub>discharge</sub> = discharge time of the VRTC output
- R<sub>PD</sub> = pulldown resistance from the VRTC output to GND

- $C_O$  = output capacitance on the VRTC line (typically 2.2  $\mu\text{F}$ ) (7)

Because LDOVRTC is always on when VCC is supplied, additional current is drawn through the pulldown resistor. The output current of LDOVRTC while the PMIC is in OFF state should not exceed 0.5 mA. Use 式 8 to calculate the pulldown current.

$$I_{PD} = \frac{1.8 \text{ V}}{R_{PD}}$$

where

- $I_{PD}$  = current through the pulldown resistor
- $R_{PD}$  = pulldown resistance from the VRTC regulator (8)

## 7 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Application Information


The TPS659038-Q1 and TPS659039-Q1 devices are integrated power management integrated circuits (PMIC), both available in a 169-pin, 0.8-mm pitch, 12-mm × 12-mm nFBGA package. The devices are designed specifically for automotive applications. Both devices have seven configurable step-down converter rails, with the ability to combine power rails and supply up to 9 A of output current in multi-phase mode. The TPS659038-Q1 device also has eleven external LDOs, while TPS659039-Q1 device has 6 external LDOs. Both devices also come with a 12-bit GPADC with three external channels, eight configurable GPIOs, two I<sup>2</sup>C interface channels or one SPI interface channel, a real-time clock module with calendar function, a PLL for external clock sync and phase delay capability, and a programmable power sequencer and control for supporting different processors and applications.

As both TPS659038-Q1 and TPS659039-Q1 devices are highly integrated PMIC devices, it is very important that customers should take necessary actions to ensure the PMIC is operating under the recommended operating conditions to ensure desired performance from the device. Additional cooling strategies may be necessary to maintain the junction temperature below maximum limit allowed for the device. To minimize the interferences when turning on a power rail while the device is in operation, optimal PCB layout and grounding strategy are essential and are recommended in [9](#). In addition, customer may take steps such as turning on additional rails only when the systems is operating in light load condition.

Details on how to use this device in automotive infotainment or digital cluster applications are described throughout this device specification. The following sections provides the typical application use case with the recommended external components and layout guidelines. A design checklist for the TPS659038-Q1 and TPS659039-Q1 devices is also available on which provides application design guidance and cross checks.


### 7.2 Typical Application

Following the typical application schematic and the list of recommended external components will allow the TPS65903x-Q1 device to achieve accurate and stable regulation with its SMPS and LDO outputs. These devices are internally compensated and have been designed to operate most effectively with the component values listed in [表 7-2](#). Deviating from these values is possible but is highly discouraged.



- (1) Input can be left floating if not used.
- (2) Input can be left floating if not used.
- (3) Only available on the TPS659038-Q1 device.

7-1. Application Schematic



(1) Only available on the TPS659038-Q1 device.

7-2. Typical Application Schematic

## 7.2.1 Design Requirements

For this design example, use the parameters listed in [表 7-1](#).

**表 7-1. Design Parameters**

DESIGN PARAMETER	O9039A344IZWSRQ1
Supply voltage	3.3 V to 5 V
Switching frequency	2.2 MHz
SMPS123 voltage	1.1 V
SMPS123 current	9 A
SMPS45 voltage	1.06 V
SMPS45 current	4 A
SMPS6 voltage	1.06 V
SMPS6 current	3 A
SMPS7 voltage	1.06 V
SMPS7 current	2 A
SMPS8 voltage	1.06 V
SMPS8 current	1 A
SMPS9 voltage	1.8 V
SMPS9 current	1 A
LDO1 voltage	3.3 V
LDO1 current	300 mA
LDO2 voltage	3.3 V
LDO2 current	300 mA
LDO3 voltage	1.8 V
LDO3 current	200 mA
LDO9 voltage	1.05 V
LDO9 current	50 mA
LDOLN voltage	1.8 V
LDOLN current	50 mA
LDOUSB voltage	3.3 V
LDOUSB current	100 mA

## 7.2.2 Detailed Design Procedure

### 7.2.2.1 Recommended External Components

表 7-2. Recommended External Components for Automotive Usage

REFERENCE COMPONENTS	COMPONENT	MANUFACTURER	PART NUMBER	VALUE	EIA SIZE CODE	SIZE (mm)	CHOICE	MASS PRODUCTION
<b>INPUT POWER SUPPLIES EXTERNAL COMPONENTS</b>								
C7, C8	VSYS and VCC1 tank capacitor <sup>(1)</sup>	Murata	GCM21BR70J106KE22	10 $\mu$ F, 6V3	0805	2 x 1.25 x 1.25		Available <sup>(2)</sup>
C6	Decoupling capacitor	Murata	GCM155R71C104KA55	100 nF, 16 V	0402	1 x 0.5 x 0.5		Available <sup>(2)</sup>
<b>CRYSTAL OSCILLATOR EXTERNAL COMPONENTS</b>								
Y1	Crystal	Kyocera	CX8045GB16384H0HEQZ1	16.384 MHz	—	8 x 4.5 x 1.8		Available
C21, C22	Crystal decoupling	Murata	GCM1555C1H100JA16	10 pF, 50 V	0402	1 x 0.5 x 0.5		Available <sup>(2)</sup>
C18	Crystal supply decoupling	Murata	GCM188R70J225KE22	2.2 $\mu$ F, 6V3	0603	1.6 x 0.8 x 0.8		Available <sup>(2)</sup>
<b>BANDGAP EXTERNAL COMPONENTS</b>								
C9	Capacitor	Murata	GCM155R71C104KA55	100 nF, 16 V	0402	1 x 0.5 x 0.5		Available <sup>(2)</sup>
<b>SMPS EXTERNAL COMPONENTS</b>								
C10, C12, C14, C19, C23, C26, C27, C43, C45	Input capacitor	Murata	GCM21BC71A475MA73	4.7 $\mu$ F, 10 V	0805	2 x 1.25 x 1.25		Available <sup>(2)</sup>
C11, C13, C16, C20, C24, C25, C28, C42, C44	Output Capacitance for all SMPS	Murata	GCM32ER70J476KE19	47 $\mu$ F, 6.3 V	1210	3.2 x 2.5 x 2.5		Available <sup>(2)</sup>
L2, L3, L4, L6, L7, L8, L9, L10, L11	Inductor (BUCK) <sup>(3)</sup>	Vishay	IHLP1616ABER1R0M11	1 $\mu$ H		4.45 x 4.1 x 1.2	Good efficiency at high load	Available
<b>LDO EXTERNAL COMPONENTS</b>								
C1, C2, C3, C4, C5	Input capacitor	Murata	GCM188R70J225KE22	2.2 $\mu$ F, 6V3	0603	1.6 x 0.8 x 0.8		Available <sup>(2)</sup>
C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41	Output capacitor	Murata	GCM188R70J225KE22	2.2 $\mu$ F, 6V3	0603	1.6 x 0.8 x 0.8		Available <sup>(2)</sup>
<b>VBUS EXTERNAL COMPONENTS</b>								
C17	VBUS decoupling capacitor	Murata	GCM155R71C104KA55	100 nF 16 V	0402	1.6 x 0.8 x 0.8		Available <sup>(2)</sup>

- (1) The tank capacitors filter the VSYS/VCC1 input voltage of the LDO and SMPS core architectures.
- (2) Component is used on validation boards.
- (3) For an AEC-Q200 grade 1- $\mu$ H inductor, the DFE252012PD-1R0M is available from the manufacturer Toko.

### 7.2.2.2 SMPS Input Capacitors

All SMPS inputs need an input decoupling capacitor to minimize input ripple voltage. It is recommended to use a 10-V, 4.7- $\mu$ F capacitor for each SMPS. Depending on the input voltage of the SMPS, a 6.3-V or 10-V capacitor can be used. See [表 7-2](#) for the specific part number of the input capacitor that is recommended.

For optimal performance, the input capacitors should be placed as close to the SMPS input balls as possible. See [9.1](#) for more information about component placement.

### 7.2.2.3 SMPS Output Capacitors

All SMPS outputs need an output capacitor to hold up the output voltage during a load step or changes to the input voltage. To ensure stability across the entire switching frequency range, the TPS659038-Q1 and TPS659039-Q1 devices require an output capacitance value between 33  $\mu$ F and 57  $\mu$ F. To meet this requirement across temperature and DC bias voltage, it is recommended to use a 47- $\mu$ F capacitor for each SMPS. It is important to remember that each SMPS needs an output capacitor, not just each output rail. For example, SMPS12 is a dual phase regulator and an output capacitor is required for the SMPS1 output and the SMPS2 output. Note, this requirement excludes any capacitance seen at the load and only refers to the capacitance seen close to the device. Additional capacitance placed near the load can be supported, but the end application or system should be evaluated for stability. See [表 7-2](#) for the specific part number of the output capacitor that is recommended.

### 7.2.2.4 SMPS Inductors

Again, to ensure stability across the entire switching frequency range, it is recommended to use a 1- $\mu$ H inductor on each SMPS. It is important to remember that each SMPS needs an inductor, not just each output rail. For example, SMPS12 is a dual phase regulator and an inductor is required for the SMPS1\_SW balls and the SMPS2\_SW balls. See [表 7-2](#) for the specific part number of the inductor that is recommended.

### 7.2.2.5 LDO Input Capacitors

All LDO inputs need an input decoupling capacitor to minimize input ripple voltage. It is recommended to use a 2.2- $\mu$ F capacitor for each LDO. Depending on the input voltage of the LDO, a 6.3-V or 10-V capacitor can be used. See [表 7-2](#) for the specific part number of the input capacitor that is recommended.

For optimal performance, the input capacitors should be placed as close to the LDO input balls as possible. See [9.1](#) for more information about component placement.

### 7.2.2.6 LDO Output Capacitors

All LDO outputs need an output capacitor to hold up the output voltage during a load step or changes to the input voltage. Using a 2.2- $\mu$ F capacitor for each LDO output is recommended. Note, this requirement excludes any capacitance seen at the load and only refers to the capacitance seen close to the device. Additional capacitance placed near the load can be supported, but the end application or system should be evaluated for stability. See [表 7-2](#) for the specific part number of the output capacitor that is recommended.

### 7.2.2.7 VCC1

VCC1 is the supply for the analog input voltage of the device. This pin requires a 10- $\mu$ F decoupling capacitor.


Texas Instruments recommends to always power down the TPS65903x-Q1 before removing power from VCC1. If the input voltage to the device is removed while the device is ACTIVE, the device will shut off when VCC1 reaches the VSYS\_LO threshold. As mentioned in the [6.4.11](#) section, once VCC1 reaches VSYS\_LO, there is about 180 us delay before all the output rails are disabled simultaneously.

There are two scenarios to consider in the system-level design in the event of unexpected loss of power.

### 7.2.2.7.1 Meeting the Power Down Sequence


To prevent a sequencing violation, it is important to block reverse current and implement a disable signal to the PMIC. A Schottky diode can block reverse current when the input is removed. Additionally, capacitors can help maintain the input voltage level while the power-down sequence occurs. Depending on the system design, there are a couple ways to implement a disable signal.

For a system where the TPS65903x-Q1 is powered by the system input voltage, a supervisor can be used to create a logic signal, indicating if the power is at a good level. An example of this solution is shown in [Figure 7-3](#).



**Figure 7-3. Supporting Uncontrolled Power Down When the PMIC is Supplied by the System Input Voltage**

An alternative solution is possible when a pre-regulator is present. In the case of the pre-regulator, the pre-regulator output capacitance can also act as the energy storage to maintain VCC1 for the necessary time. The total supply capacitance should be calculated to support the worst-case leakage current during power down so that the voltage is maintained until the power-down sequence completes. [Figure 7-4](#) shows an example of this configuration.



**Figure 7-4. Supporting Uncontrolled Power Down when the PMIC is Supplied by a Preregulator**

To determine the capacitance needed at the output of the pre-regulator, use [Equation 9](#). This equation is used to ensure that the power down sequence is complete before the device is disabled.

$$C = I \times \Delta T / (VCC1 - V_{SYS\_LO})$$

where

- C is total capacitance on VCC1, including pre-regulator output capacitance and PMIC input capacitance
- I is the total current on the PMIC input supply
- $\Delta T$  is the time it takes the power-down sequence to complete
- VCC1 is the voltage at the VCC1 pin
- V<sub>SYS\_LO</sub> is the threshold where the device is disabled

(9)

### 7.2.2.7.2 Maintaining Sufficient Input Voltage

In the event of high loading during loss of input voltage, there is a risk to go below the voltage level necessary for the internal logic of the device to work properly before the device is disabled. This means that when the VCC1 voltage supply level becomes lower than the V<sub>SYS\_LO</sub> threshold, the input voltage may continue dropping to very low voltages during the 180 us  $\pm 10\%$  delay before the device is disabled.

If a large input voltage drop occurs before the device is disabled, the internal logic can no longer properly drive the FETs of the SMPS, and it is possible that the high-side FET and low-side FET of the SMPS are on at the same time. In the event that the high-side and low-side FETs for an SMPS are on at the same time, there is a direct path from SMPSx\_IN to SMPSx\_GND, allowing cross-conduction and possible damage of the device.

In order to prevent damage or irregular switching behavior, it is important that the voltage at the SMPSx\_IN pin stays above 1.8 V, including negative transients, before the device is disabled. The minimum voltage seen at the SMPSx\_IN pin is dependent on VCC1 and the PCB inductance between the SMPSx\_IN pin and the input capacitor. Use 式 10 to determine the minimum capacitance needed on VCC1 to ensure that the device continues switching properly before it is disabled.

$$C = I \times \Delta T / (V_{SYS\_LO} - V_{CC1\_MIN})$$

where

- C is total capacitance on VCC1, including pre-regulator output capacitance and PMIC input capacitance
- I is the total current on the PMIC input supply
- ΔT is the maximum debounce time after VCC1 = V<sub>SYS\_LO</sub> before the device switches off (198us)
- V<sub>SYS\_LO</sub> is the threshold where the device is disabled
- V<sub>CC1\_MIN</sub> is the minimum VCC1 voltage to keep the SMPSx\_IN transients above 1.8 V (10)

When measuring the SMPSx\_IN and VCC1 during power down, use active differential probes and a high resolution oscilloscope (4GS/sec or more). VCC1 can be measured over the 10uF input capacitor. However, SMPSx\_IN must be measured at the pin in order to measure the transients on this rail accurately. To measure SMPSx\_IN, place the negative lead of the differential probe at a nearby GND, such as the GND of the SMPSx\_IN input capacitor. Place the positive lead of the differential probe as close as possible to the SMPSx\_IN pin. With this set up, verify that SMPSx\_IN, including the ripple on this signal, does not drop below 1.8V before the SMPS stops switching. See 图 7-5 for an example of how to take this measurement. For ways to decrease the amplitude of the transient spikes, see 表 9-1 for recommended parasitic inductance requirements.





图 7-5. Waveform of SMPSx\_IN Transients

### 7.2.2.8 VIO\_IN

VIO\_IN is the supply for the digital circuits inside the device. This ball requires a 0.1-µF decoupling capacitor.

### 7.2.2.9 16-MHz Crystal

The TPS659038-Q1 and TPS659039-Q1 have the ability to accept a 16-MHz crystal input. Providing the 16-MHz crystal input to the device allows the output of a stable and accurate 32-kHz clock to be used by the applications processor. The crystal input is divided down by 500 internally to produce the 32-kHz output clock. The crystal should be connected to the device as shown in [Figure 7-6](#).



**Figure 7-6. Crystal Input Configuration**

As shown in [Figure 7-6](#), the OSC16MCAP pin requires a 2.2-µF 6.3-V filtering capacitor near the ball. Also, the crystal requires between 9 pF and 11 pF of load capacitance on both terminals. To meet this requirement, using two 10-pF capacitors is recommended. See [Table 7-2](#) for the specific load capacitors that are recommended.

The 16-MHz crystal is not required for operation of the TPS659038-Q1 and TPS659039-Q1 devices. The OSC16M\_CFG OTP bit can be set to disable the 16-MHz crystal completely, and enable the following 2 alternative options for system clock generation:

1. A 32-kHz square wave can be supplied to the OSC16MIN pin. This option is typically used in applications where the processor requires an accurate system clock and there is one already available in the system. In that case, the available 32-kHz clock can be provided to the PMIC and added to the boot sequence as an output. In this configuration, the OSC16MOUT and OSC16MCAP pins can be left floating, and the internal 16-MHz oscillator is bypassed. Bypassing the 16-MHz oscillator results in a lower quiescent current.
2. If the application does not require an accurate system clock for the processor, then providing one to the PMIC is not required. This option produces a lower quiescent current as seen in [5](#). In this configuration, the OSC16MIN pin should be grounded, while the OSC16MOUT and OSC16MCAP pins can be left floating. Lastly, the GATE\_RESET\_OUT OTP bit should be used to allow the device to power up without the presence of the 16.384-MHz crystal nor the 32-kHz clock input.

If the OSC16M\_CFG OTP bit is set to 0, a 16-MHz crystal must be present for the proper operation of the device.

### 7.2.2.10 GPADC

Instructions on how to perform a software conversion with the GPADC:

1. Enable software conversion mode – GPADC\_SW\_SELECT.SW\_CONV\_EN
2. Select the channel to convert – GPADC\_SW\_SELECT.SW\_CONV0\_SEL
  - For channel 0, set up the current source in the GPADC\_CTRL1 register if needed.
3. For minimum latency, the GPADC can be set to always on (instead of default enabled from conversion request) by GPADC\_CTRL1.GPADC\_FORCE.
4. Unmask software conversion interrupt – INT3\_MASK.GPADC\_EOC\_SW
5. Start conversion – GPADC\_SW\_SELECT.SW\_START\_CONV0.
6. An interrupt is generated at the end of the conversion INT3\_STATUS.GPADC\_EOC\_SW.
7. Read conversion result – GPADC\_SW\_CONV0\_MSB and GPADC\_SW\_CONV0\_LSB
8. Expected result =  $\text{dec}(\text{GPADC\_SW\_CONV0\_MSB}[3:0].\text{GPADC\_SW\_CONV0\_LSB}[7:0]) / 4096 \times 1.25$


x scalar


Instructions on how to perform an auto conversion with the GPADC:

1. Select the channel to convert – GPADC\_AUTO\_SELECT.AUTO\_CONV0\_SEL
2. Configure auto conversion frequency – GPADC\_AUTO\_CTRL.COUNTER\_CONV
3. Set the threshold level for comparison – GPADC\_THRESH\_CONV0\_MSB.THRESH\_CONV0\_MSB, GPADC\_THRESH\_CONV0\_LSB.THRESH\_CONV0\_LSB
  - Level = expected voltage threshold / (1.25 x scalar) x 4096 (in hexadecimal)
4. Set if the interrupt is triggered when conversion is above or below threshold – GPADC\_THRESH\_CONV0\_MSB.THRESH\_CONV0\_POL
5. Triggering the threshold level can also be programmed to generate shutdown – GPADC\_AUTO\_CTRL.SHUTDOWN\_CONV0
6. Unmask AUTO\_CONV\_0 interrupt – INT3\_MASK.GPADC\_AUTO\_0
7. Enable AUTO\_CONV0 – GPADC\_AUTO\_CTRL.AUTO\_CONV0\_EN
8. When selected channel crosses programmed threshold, interrupt is generated – INT3\_STATUS.GPADC\_AUTO\_0
9. Conversion results are available – GPADC\_AUTO\_CONV0\_MSB, GPADC\_AUTO\_CONV0\_LSB
10. If shutdown was enabled, chip switches off after SWOFF\_DLY, unless interrupt is cleared


The example above is for CONV0; a similar procedure applies to CONV1.

### 7.2.3 Application Curves







7-9. SMPS Load Regulation for 4-A Dual Phase




7-10. SMPS Load Regulation for 3-A Single Phase




7-11. SMPS Regulation for 2-A Single Phase



7-12. SMPS Load Regulation for 1-A Single Phase



7-13. Typical SMPS Load Transient Response for SMPS8 and SMPS9



7-14. Typical SMPS Load Transient Response for SMPS12, SMPS3, SMPS45, SMPS6 and SMPS7

## 8 Power Supply Recommendations

The TPS659038-Q1 and TPS659039-Q1 devices are designed to work with an analog supply voltage range of 3.135 V to 5.25 V. The input supply should be well regulated and connected to the VCC1 pin, as well as SMPS and LDO input pins with appropriate bypass capacitors as recommended in the [Figure 7-1](#) diagram. If the input supply is located more than a few inches from the device, additional capacitance may be required in addition to the recommended input capacitors at the VCC1 pin and the SMPS and LDO input pins.

## 9 Layout

### 9.1 Layout Guidelines

As in every switch-mode-supply design, general layout rules apply:

- Use a solid ground-plane for power-ground (PGND)
- Use an independent ground for Logic, LDOs and Analog (AGND)
- Connect those Grounds at a star-point ideally underneath the IC.
- Place input capacitors as close as possible to the input-balls of the IC. This is paramount and more important than the output-loop!
- Place the inductor and output capacitor as close as possible to the phase node (or switch-node) of the IC.
- Keep the loop-area formed by Phase-node, Inductor, output-capacitor and PGND as small as possible.
- For traces and vias on power-lines, keep inductance and resistance as small as possible by using wide traces, avoid switching layers but if needed, use plenty of vias.

The goal of the previously listed guidelines is a layout that minimizes emissions, maximizes EMI-immunity, and maintains a safe operating area for the IC.

To minimize the spiking at the phase-node for both, high-side (VIN – SWx) as well as low-side (SWx – PGND), the decoupling of VIN is paramount. Appropriate decoupling and thorough layout should ensure that the spikes never exceed 7V across the high-side and low-side FETs.

The guidelines shown in [Figure 9-1](#) regarding parasitic inductance and resistance are recommended.




图 9-1. Parasitic Inductance and Resistance

表 9-1 lists the maximum allowable parasitic (inductance measured at 100 MHz) and the achievable values in an optimized layout.

表 9-1. Maximum Allowable Parasitic

CONNECTION	MAXIMUM ALLOWABLE INDUCTANCE	MAXIMUM ALLOWABLE RESISTANCE	OPTIMIZED LAYOUT (EVM) INDUCTANCE		OPTIMIZED LAYOUT (EVM) RESISTANCE	
PowerPlane – C <sub>IN</sub>	n/a	N/A for SOA, keep small for efficiency	N/A		N/A for SOA, keep small for efficiency	
C <sub>IN</sub> – SMPSx_IN	1 nH	3 mΩ	SMPS1	0.533 nH	SMPS1	1.77 mΩ
			SMPS2	0.465 nH	SMPS2	1.22 mΩ
			SMPS3	0.494 nH	SMPS3	1.37 mΩ
			SMPS4	0.472 nH	SMPS4	1.23 mΩ
			SMPS5	0.517 nH	SMPS5	1.27 mΩ
			SMPS6	0.518 nH	SMPS6	1.69 mΩ
			SMPS7	0.501 nH	SMPS7	1.27 mΩ
			SMPS8	0.509 nH	SMPS8	1.42 mΩ
			SMPS9	0.491 nH	SMPS9	1.4 mΩ
C <sub>IN</sub> – SMPSx_GND	1 nH	2 mΩ	SMPS1	0.552 nH	SMPS1	1.21 mΩ
			SMPS2	0.583 nH	SMPS2	0.8 mΩ
			SMPS3	0.668 nH	SMPS3	0.93 mΩ
			SMPS4	0.57 nH	SMPS4	0.81 mΩ
			SMPS5	0.577 nH	SMPS5	0.76 mΩ
			SMPS6	0.608 nH	SMPS6	1.13 mΩ
			SMPS7	0.646 nH	SMPS7	0.83 mΩ
			SMPS8	0.67 nH	SMPS8	0.73 mΩ
			SMPS9	0.622 nH	SMPS9	0.82 mΩ


表 9-1. Maximum Allowable Parasitic (continued)

CONNECTION	MAXIMUM ALLOWABLE INDUCTANCE	MAXIMUM ALLOWABLE RESISTANCE	OPTIMIZED LAYOUT (EVM) INDUCTANCE		OPTIMIZED LAYOUT (EVM) RESISTANCE	
SMPSx_SW – Inductor	N/A	N/A for SOA, keep small for efficiency	N/A		SMPS1	1.9 mΩ
					SMPS2	0.89 mΩ
					SMPS3	1.99 mΩ
					SMPS4	0.93 mΩ
					SMPS5	1.37 mΩ
					SMPS6	1.11 mΩ
					SMPS7	1.17 mΩ
					SMPS8	1.35 mΩ
					SMPS9	0.88 mΩ
Inductor – C <sub>OUT</sub>	n/a	N/A for SOA, keep small for efficiency	N/A		N/A for SOA, keep small for efficiency	
C <sub>OUT</sub> – GND	Use dedicated GND plane to keep inductance low	mΩ	SMPS1	0.552 nH	SMPS1	1.21 mΩ
			SMPS2	0.583 nH	SMPS2	0.8 mΩ
			SMPS3	0.668 nH	SMPS3	0.93 mΩ
			SMPS4	0.57 nH	SMPS4	0.81 mΩ
			SMPS5	0.577 nH	SMPS5	0.76 mΩ
			SMPS6	0.608 nH	SMPS6	1.13 mΩ
			SMPS7	0.646 nH	SMPS7	0.83 mΩ
			SMPS8	0.67 nH	SMPS8	0.73 mΩ
			SMPS9	0.622 nH	SMPS9	0.82 mΩ
GND(C <sub>IN</sub> ) – GND(C <sub>OUT</sub> )	Use dedicated GND plane to keep inductance low	mΩ	Use dedicated GND plane to keep inductance low		mΩ	

Texas Instruments recommends to measure the voltages across the high-side FET (voltage at SMPSx\_IN vs. SMPSx\_SW) and the low-side FET (SMPSx\_SW vs. SMPSx\_GND) with a high-bandwidth high-sampling rate scope with a low-capacitance probe (ideally a differential probe). Measure the voltages as close as possible to the IC-balls and verify the amplitude of the spikes. A small-loop-GND-connection to the closest accessible SMPSx\_GND (of the particular rail) is essential. Ideally, this measurement should be performed during start-up of the respective SMPS-rail (to take in account the inrush-current) and at high temperature.


When measuring the voltage difference between the SMPSx\_IN and SMPSx\_SW pins, there should be a maximum of 7 V when measuring at the pins. Similarly, when measuring the voltage difference between the SMPSx\_SW and SMPSx\_GND pins, there should be a maximum of 7 V when measuring at the pins.

For more information on cursor-positioning, see [Figure 9-2](#) and [Figure 9-3](#).



Measure across the high-side FET (SMPSx\_IN – SMPSx\_SW) as close to the IC as possible. The preferred measurement is with a differential probe. The negative side of the probe should be at SMPSx\_SW and the positive side of the probe should measure SMPSx\_IN. As shown in this image, the voltage across the high-side FET should not exceed 7 V. Repeat the measurement for all SMPSs in use.

图 9-2. Measuring the High-side FET (Differentially)




Measure across the low-side FET (SMPSx\_SW – SMPSx\_GND) as close to the IC as possible. The preferred measurement is with a differential probe. The negative side of the probe should be at SMPSx\_GND and the positive side of the probe should measure SMPSx\_SW. As shown in this image, the voltage across the low-side FET should not exceed 7 V. Repeat the measurement for all SMPSs in use.


图 9-3. Measuring the Low-side FET (Differentially)

## 9.2 Layout Example


☒ 9-4, ☒ 9-5, ☒ 9-6, and ☒ 9-7 show the actual placement and routing on the EVM.



☒ 9-4. Top Layer Overview of Inductor Placement



9-5. Bottom Layer Overview of Input and Output Capacitor Placement



9-6. Top Layer Zoomed View of SMPS123 SW Connections to Inductors




图 9-7. Bottom Layer Zoomed View of SMPS123 Input and Output Capacitor Layout

## 10 デバイスおよびドキュメントのサポート

### 10.1 デバイス・サポート

#### 10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 10.1.2 デバイスの項目表記

このデータシートでは、以下の頭字語および用語が使用されています。用語、頭字語、定義の詳細な一覧については、[TI用語集](#)を参照してください。

<b>ADC</b>	アナログ/デジタル・コンバータ
<b>APE</b>	アプリケーション・プロセッサ・エンジン
<b>DVS</b>	デジタル電圧スケーリング
<b>GPIO</b>	汎用入出力
<b>LDO</b>	低ドロップアウト電圧リニア・レギュレータ
<b>PM</b>	パワー・マネージメント
<b>PMIC</b>	パワー・マネージメントIC
<b>PSRR</b>	電源電圧変動除去比
<b>RTC</b>	リアルタイム・クロック
<b>SMPS</b>	スイッチ・モード電源
<b>OTP</b>	ワンタイムEPROM

### 10.2 ドキュメントのサポート

#### 10.2.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、[『適応型\(動的\)電圧\(周波数\)スケーリング—動機と実装』アプリケーション・レポート](#)
- テキサス・インスツルメンツ、[『車載オフバッテリー・インフォテインメント・プロセッサ電源のリファレンス・デザイン』](#)
- テキサス・インスツルメンツ、[『TPS65903xおよびTPS6591xデバイスのGPADC使用法ガイド』](#)
- テキサス・インスツルメンツ、[『TPS65903xおよびTPS6591xデバイスのPOR生成』](#)
- テキサス・インスツルメンツ、[『TPS659038-Q1/TPS659039-Q1 EVMユーザー・ガイド』](#)
- テキサス・インスツルメンツ、[『TPS659038-Q1/TPS659039-Q1レジスタ・マップ』](#)

### 10.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 10-1. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS659038-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
TPS659039-Q1	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>

## 10.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 10.6 商標

ECO-mode, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 10.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 10.8 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 11 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

### 11.1 パッケージ・マテリアル情報

感湿レベル目標値: 260°CでJEDEC MSL3

表 11-1. パッケージの特性

製品名	TPS659038-Q1	TPS659039-Q1
パッケージの種類	nFBGA	nFBGA
注文名	参照	参照
サイズ(mm)	12mm×12mm	12mm×12mm
ピッチ・ボール・アレイ(mm)	0.8	0.8
ViP (via-in-pad)	なし	なし
アレイ・グリッド	13×13、全面配置	13×13、全面配置
ボール数	169	169
厚さ(mm) (ボールを含む最大高さ)	1.4	1.4
感湿レベル目標値	Level-3-260C-168 HR	Level-3-260C-168 HR
その他	グリーン、RoHS準拠	グリーン、RoHS準拠

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
O9038A342IZWSRQ1	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659038 OTP 42 1.3
O9038A352IZWSRQ1	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659038 OTP 52 1.3
<a href="#">O9039A385IZWSRQ1</a>	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 85 1.3
O9039A385IZWSRQ1.A	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 85 1.3
<a href="#">O9039A385IZWSTQ1</a>	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 85 1.3
O9039A385IZWSTQ1.A	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 85 1.3
O9039A385IZWSTQ1.B	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 85 1.3
<a href="#">O9039A387IZWSRQ1</a>	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 87 1.3
O9039A387IZWSRQ1.A	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 87 1.3
O9039A387IZWSRQ1.B	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 87 1.3
<a href="#">O9039A387IZWSTQ1</a>	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 87 1.3
O9039A387IZWSTQ1.A	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 87 1.3
<a href="#">O9039A389IZWSRQ1</a>	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 89 1.3
O9039A389IZWSRQ1.A	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 89 1.3
O9039A389IZWSRQ1.B	Active	Production	NFBGA (ZWS)   169	1000   LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 89 1.3
<a href="#">O9039A389IZWSTQ1</a>	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 89 1.3

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
O9039A389IZWSTQ1.A	Active	Production	NFBGA (ZWS)   169	250   SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659039 OTP 89 1.3

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
O9039A385IZWSRQ1	NFBGA	ZWS	169	1000	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1
O9039A385IZWSTQ1	NFBGA	ZWS	169	250	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1
O9039A387IZWSRQ1	NFBGA	ZWS	169	1000	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1
O9039A387IZWSTQ1	NFBGA	ZWS	169	250	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1
O9039A389IZWSRQ1	NFBGA	ZWS	169	1000	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1
O9039A389IZWSTQ1	NFBGA	ZWS	169	250	330.0	24.4	12.35	12.35	2.3	16.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
O9039A385IZWSRQ1	NFBGA	ZWS	169	1000	336.6	336.6	41.3
O9039A385IZWSTQ1	NFBGA	ZWS	169	250	336.6	336.6	41.3
O9039A387IZWSRQ1	NFBGA	ZWS	169	1000	336.6	336.6	41.3
O9039A387IZWSTQ1	NFBGA	ZWS	169	250	336.6	336.6	41.3
O9039A389IZWSRQ1	NFBGA	ZWS	169	1000	336.6	336.6	41.3
O9039A389IZWSTQ1	NFBGA	ZWS	169	250	336.6	336.6	41.3



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


ZWS0169A

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS  
NOT TO SCALE

4221886/C 05/2021

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SSZA002 ([www.ti.com/lit/ssza002](http://www.ti.com/lit/ssza002)).

# EXAMPLE STENCIL DESIGN

ZWS0169A

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.15 mm THICK STENCIL  
SCALE:8X

4221886/C 05/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月