









SN65DP141 JAJSE45C - FEBRUARY 2016 - REVISED DECEMBER 2021

SN65DP141 DisplayPort リニア・リドライバ

1 特長

- VESA DisplayPort 1.4a, 2.0、eDP 1.4 をサポート
- DisplayPort RBR、HBR、HBR2、HBR3、UHBR10 など、最大 12Gbps のデータ・レートをサポートするク ワッド・チャネル・リニア・リドライバ
- プロトコルに依存しない
- DP リンク・トレーニングに対して透過的
- リンク上での位置の影響を受けないためソース、シン ク、ケーブル・アプリケーションに好適
- 6GHz で 15dB のアナログ・イコライゼーション
- 出力リニア・ダイナミック・レンジ:1200mV
- 帯域幅:> 20GHz
- 反射損失:16dB 未満 (6GHz)
- 2.5V または 3.3V ±5% の単一電源
- 低消費電力: チャネルあたり 80mW (V_{CC} = 2.5V)
- GPIO または I²C 制御

2 アプリケーション

- タブレット
- ノート PC
- デスクトップ PC
- ドッキング・ステーション

3 概要

SN65DP141 は、最大 12Gbps での使用に最適化され た、プロトコルに依存しない低レイテンシ非同期 4 チャネ ル・リニア・イコライザであり、 基板配線とケーブルによる損 失を補償します。


従来の補助スヌーピング・リドライバの短所を克服する効 果的なリンク・トレーニングを DP ソースおよびシンクが実 行できるように、本デバイスは DisplayPort (DP) リンク・ト レーニングに対して透過的です。さらに、本デバイスは位 置に依存せず動作します。ソース、ケーブル、シンクの中 に配置でき、リンク・バジェット全体に対して実質的に負の 損失を持つコンポーネントとして機能します。レシーバに 実装した DFE (Decision Feedback Equalization) と組 み合わせて使った場合、SN65DP141 によるリニア・イコラ イゼーションはリンク・マージンも増やします。

SN65DP141 を使用すると、I2C および GPIO 設定を使 ってチャネルのイコライゼーション、ゲイン、ダイナミック・レ ンジを個別に制御できます。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
SN65DP141	WQFN (38)	7.00mm × 5.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図



Table of Contents


10	able of	Oontents	
1 特長	1	8.3 Feature Description	15
2 アプリケーション		8.4 Device Functional Modes	16
3 概要		8.5 Register Maps	17
4 Revision History		9 Application and Implementation	23
5 Pin Configuration and Functions		9.1 Application Information	
6 Specifications		9.2 Typical Application	
6.1 Absolute Maximum Ratings	5	10 Power Supply Recommendations	
6.2 ESD Ratings		11 Layout	
6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
6.4 Thermal Information		11.2 Layout Example	
6.5 Electrical Characteristics		12 Device and Documentation Support	
6.6 Switching Characteristics		12.1 Receiving Notification of Documentation L	
6.7 Switching Characteristics, I ² C Interface		12.2 サポート・リソース	•
6.8 Typical Characteristics		12.3 Trademarks	
7 Parameter Measurement Information		12.4 Electrostatic Discharge Caution	
8 Detailed Description		12.5 Glossary	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	28
6.2 Functional block blagram	14		
4 Revision History 資料番号末尾の英字は改訂を表しています。その Changes from Revision B (September 2021) ・ Changed the I2C_EN pin Type from <i>interna</i>	to Revis		Page3
Changes from Revision A (October 2016) to	Revision	B (September 2021)	Page
		ர์ ポート」から「VESA DisplayPort 1.4a、2.0、eDP 1	

と」に史新	L
Updated the DP bit rates from: RBR to HBR3 (1.6 Gbps, 2.7 Gbps, 5.4 Gbps and 8.1 Gbps to: RBR to	
UHBR10 (1.6 Gbps, 2.7 Gbps, 5.4 Gbps, 8.1 Gbps and 10.0 Gbps in the <i>Overview</i> section14	4

•	Updated Operating data rate from HBR3 (8.1 Gbps) to UHBR10 (10 Gbps)	23
	UHBR10 (1.6 Gbps, 2.7 Gbps, 5.4 Gbps, 8.1 Gbps and 10.0 Gbps in the <i>Overview</i> section	

CI	Changes from Revision * (February 2016) to Revision A (October 2016)	Page
•	Replaced 🗵 9-2	24

5 Pin Configuration and Functions



It is required for the thermal pad to be soldered to ground for better thermal performance.

図 5-1. RLJ Package 38 Pins (WQFN) Top View

表 5-1. Pin Functions

NAME NO.		TYPE ⁽¹⁾	DESCRIPTION		
		I I I PE\ /			
DIFFERENTIAL HIG	H-SPEED I/O				
IN0_P	1	I	Differential input, lane 0 (with 50 Ω termination to input common mode)		
IN0_N	2	I	- Differential input, faire o (with 50 tz termination to input common mode)		
IN1_P	4	I	Nifferential input Jane 4 (with 50 O termination to input common mode)		
IN1_N	5	I	Differential input, lane 1 (with 50 Ω termination to input common mode)		
IN2_P	8	I	Differential input, lane 2 (with 50 Ω termination to input common mode)		
IN2_N	9	I			
IN3_P	11	I	Differential input lane 2 (with 50.0 termination to input common mode)		
IN3_N	12	I	Differential input, lane 3 (with 50 Ω termination to input common mode)		
OUT0_P	31	0	Differential autout Jane 0		
OUT0_N	30	0	Differential output, lane 0		
OUT1_P	28	0	Differential entered length		
OUT1_N	27	0	Differential output, lane 1		
OUT2_P	24	0	Differential entant lane 2		
OUT2_N	23	0	Differential output, lane 2		
OUT3_P	21	0	Differential output Jane 2		
OUT3_N	20	0	Differential output, lane 3		



表 5-1. Pin Functions (continued)

PIN		(1)	DESCRIPTION		
NAME NO.		TYPE ⁽¹⁾	ION		
CONTROL SIGNAL	S				
DRV_PK#/SCL	15	I (with 200-kΩ internal pull-up)	GPIO mode: HIGH: disable Driver peaking LOW: enables Driver 6-dB AC peaking	I^2C mode: I^2C CLK. Connect a 10-kΩ pull-up resistor externally.	
EQ_MODE/ ADD2	35	I (with 200-kΩ Internal pull-down, 2.5 V/3.3 V CMOS)	GPIO mode: HIGH: Trace mode LOW: Cable mode	I ² C mode: ADD2 along with pins ADD1 and ADD0 comprise the three bits of I ² C slave address. ADD2:ADD1:ADD0:XXX	
EQ0/ADD0	33	I (2.5 V/3.3 V CMOS - 3-state)	GPIO mode: Working with RX_GAIN and EQ1 to determine the receiver DC and AC gain.	I ² C mode: ADD0 along with pins ADD1 and ADD2 comprise the three bits of I ² C slave address. ADD2:ADD1:ADD0:XXX	
EQ1/ADD1	34	(2.5 V/3.3 V CMOS - 3-state)	GPIO mode: Working with RX_GAIN and EQ0 to determine the receiver DC and AC gain.	I ² C mode: ADD1 along with pins ADD0 and ADD2 comprise the three bits of I ² C slave address ADD2:ADD1:ADD0:XXX	
I2C_EN	16	I (with 200-kΩ internal pull-down)	Configures the device operation for I ² C or GPIO mode: II HIGH: enables I2C mode LOW: enables GPIO mode		
PWD#	37	I (with 200-kΩ Internal pull-up, 2.5 V/3.3 V CMOS)	HIGH: Normal Operation LOW: Power downs the device, inputs off and output	ts disabled, resets I ² C	
REXT	18	I (analog)	External Bias Resistor: 1,200 Ω to GND		
RX_GAIN	36	I (2.5 V/3.3 V CMOS - 3-state)	GPIO mode: Working with EQ0 and EQ1 to determine the receiver DC and AC gain.	I ² C mode: No action needed	
SDA	14	I/O (open drain)	GPIO mode: No action needed.	I^2C mode: I^2C data. Connect a 10-kΩ pull-up resistor externally.	
TX_DC_GAIN/CS	17	I (with 200-kΩ Internal pull-down, 2.5 V/3.3 V CMOS)	GPIO mode: HIGH: 6 dB DC gain for transmitter LOW: 0 dB DC gain for transmitter	I ² C mode: HIGH: acts as Chip Select LOW: disables I ² C interface	
POWER SUPPLY	<u> </u>				
GND Center Pad		Ground	The ground center pad is the metal contact at the bottom of the package. This pad must be connected to the GND plane. At least 15 PCB vias are recommended to minimize inductance and provide a solid ground. Refer to the package drawing (RLJ-package) for the via placement.		
vcc	3, 6, 7, 10, 13, 19, 22, 25, 26, 29, 32, 38	Power	Power supply 2.5 V ±5%, 3.3 V ±5%		

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Supply voltage range	VCC	-0.3	4	V
Differential voltage between INx_P and INx_N	VIN, DIFF	-2.5	2.5	V
Voltage at INx_P and INx_N,	VIN+, IN-	-0.5	V _{CC} + 0.5	V
Voltage on control IO pins,V _{IO}		-0.5	V _{CC} + 0.5	V
Continuous current at high speed differential data inputs(differential)	IN+, IN-	-25	25	mA
Continuous current at high speed differential data outputs	IOUT+, IOUT-	-25	25	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. .

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
DR	Operating data rate			12	Gbps
V _{CC}	Supply voltage	2.375	2.5/3.3	3.465	V
T _C	Junction temperature	-10		125	°C
T _A	Operating free-air temperature	-40		85	°C
CMOS DO	C SPECIFICATIONS				
V _{IH}	Input high voltage	0.8 x V _{CC}			V
V _(MID)	Input middle voltage	V _{CC} x 0.4		V _{CC} x 0.6	V
V _{IL}	Input low voltage	-0.5		0.2 x V _{CC}	V



6.4 Thermal Information

		SN65DP141	
	THERMAL METRIC ⁽¹⁾	RLJ (WQFN)	UNIT
		38 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	36.9	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	22.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER (CONSUMPTION	1				
P _{DL}	Device Power dissipation	V _{OD} = Low, V _{CC} = 3.3 V and all 4 channels active		450	625	mW
		V _{OD} = Low, V _{CC} = 2.5 V and all 4 channels active		317	475	mW
P _{DH}	Device Power dissipation	V _{OD} = High, V _{CC} = 3.3 V and all 4 channels active		697	925	mW
		V _{OD} = High, V _{CC} = 2.5 V and all 4 channels active		485	675	mW
P _{DOFF}	Device power with all 4 channels switched off	Refer to I2C section for device configuration		10		mW
CMOS D	SPECIFICATIONS	1				
I _{IH}	High level input current	$V_{IN} = 0.9 \times V_{CC}$	-40	17	40	μΑ
I _{IL}	Low level input current	$V_{IN} = 0.1 \times V_{CC}$	-40	17	40	μΑ
CML INP	UTS (IN[3:0]_P, IN[3:0]_N)	,				
R _{IN}	Differential input resistance	INx_P to INx_N		100		Ω
V _{IN}	Input linear dynamic range	Gain = 0.5		1200		mVpp
V _{ICM}	Input common mode voltage	Internally biased	V	_{CC} – 0.8		V
SCD11	Input differential to common mode conversion	100 MHz to 6 GHz		-20		dB
SDD11	Differential input return loss	100 MHz to 6 GHz		-15		dB
CML OUT	TPUTS (OUT[3:0]_P, OUT[3:0]_N)					
V _{OD}	Output linear dynamic range	$R_L = 100 \Omega$, $V_{OD} = HIGH$		1200		mVpp
		$R_L = 100 \Omega$, $V_{OD} = LOW$		600		mVpp
V _{OS}	Output offset voltage	$R_L = 100 \Omega$, 0 V applied at inputs		10		mVpp
V _{OCM}	Output common mode voltage		V	_{CC} – 0.4		V
V _{CM(RIP)}	Common mode output ripple	K28.5 pattern at 12 Gbps on all 4 channels, No interconnect loss, V _{OD} = HIGH		10	20	mVRMS
V _{OD(RIP)}	Differential path output ripple	K28.5 pattern at 12 Gbps on all channels, No interconnect loss, V _{IN} = 1200 mVpp.			20	mVpp
V _{OC(SS)}	Change in steady-state common mode output voltage between logic states			±10		mV

Product Folder Links: SN65DP141

6

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CML OUT	PUTS (OUT[3:0]_P, OUT[3:0]_N)				'	
t _R	Rise time (1)	Input signal with 30 ps rise time, 20% to 80%, See ☑ 7-3		31		ps
t _F	Fall time ⁽¹⁾	Input signal with 30 ps fall time, 20% to 80%, See 🗵 7-3				ps
SDD22	Differential output return loss	6 GHz (12 Gbps)		-14		dB
		4.05 GHz (HBR3, 8.1 Gbps)		-9.33		dB
		4.05 GHz (HBR3, 8.1 Gbps)		-6.35		dB
		1.35 GHz (HBR, 2.7Gbps)		-3.5		dB
t _{PLH}	Low-to-high propagation delay	See 図 7-2		65		ps
t _{PHL}	High-to-low propagation delay			65		ps
t _{SK(O)}	Inter-Pair (lane to lane) output skew (2)	All outputs terminated with 100 Ω , 8 See \boxtimes 7-4				ps
t _{SK(PP)}	Part-to-part skew (3)	All outputs terminated with 100 Ω				ps
r _{OT}	Single ended output resistance	Single ended on-chip termination to V _{CC} , 50 Outputs are AC coupled			Ω	
r _{OM}	Output termination mismatch at 1 MHz	$\Delta r_{OM} = 2 x \left(\frac{rp - rn}{rn + rp} \right) x 100$		5%		
	Channel-to-channel isolation	Frequency at 6 GHz	35	45		dB
	Output referred noise ⁽⁴⁾	10 MHz to 6 GHz, No other noise source present, V _{OD} = LOW		400		μVRMS
		10 MHz to 6 GHz, No other noise source present, V _{OD} = HIGH		500		μVRMS
EQUALIZ	ATION					
G	At 6 GHz input signal	Equalization Gain, EQ = MAX		15		dB
V _(pre)	Output pre-cursor pre-emphasis	Input signal with 3.75 pre-cursor and measure it on the output signal, See 🗵 7-5			dB	
V _(pst)	Output post-cursor pre-emphasis	Input signal with 12 dB post-cursor and measure it on the output signal, See 🗵 7-5		12		dB

⁽¹⁾ Rise and Fall measurements include board and channel effects of the test environment, refer to 🗵 7-1 and 🗵 7-3.

(4) All noise sources added.

⁽²⁾ $t_{SK(O)}$ is the magnitude of the time difference between the channels.

⁽³⁾ $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same



6.7 Switching Characteristics, I²C Interface


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
f _{SCL}	SCL clock frequency			400	KHz
t _{BUF}	Bus free time between START and STOP conditions	1.3			μs
t _{HDSTA}	"Hold time after repeated START condition. After this period, the first clock pulse is generated	0.6			μs
t _{LOW}	Low period of the SCL clock	1.3			μs
t _{HIGH}	High period of the SCL clock	0.6			μs
t _{SUSTA}	Setup time for a repeated START condition	0.6			μs
t _{HDDAT}	Data HOLD time	0			μs
t _{SUDAT}	Data setup time	100			μs
t _R	Rise time of both SDA and SCL signals			300	μs
t _F	Fall time of both SDA and SCL signals			300	μs
t _{susтo}	Setup time for STOP condition	0.6			μs


Product Folder Links: SN65DP141



6.8 Typical Characteristics



7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

図 7-1. Common Mode Output Voltage Test Circuit




図 7-2. Propagation Delay Input to Output




図 7-3. Output Rise and Fall Times





図 7-4. Output Inter-Pair Skew



 $extbf{Z}$ 7-5. $V_{(pre)}$ and $V_{(post)}$ (test pattern is 1111111100000000 (8-1s, 8-0s))




図 7-6. Receive Side Performance Test Circuit






図 7-7. Transmit Side Performance Test Circuit





Copyright © 2016, Texas Instruments Incorporated

図 7-8. Equivalent Input Circuit



Copyright © 2016, Texas Instruments Incorporated

図 7-9. 3-Level Input Biasing Network




図 7-10. Two - Wire Serial Interface Data Transfer

www.tij.co.jp




図 7-11. Two – Wire Serial Interface Timing Diagram


8 Detailed Description

8.1 Overview

The SN65DP141 is an asynchronous, protocol-agnostic, low latency, four-channel linear equalizer optimized for use up to 12 Gbps. The characteristics of this device make it transparent to DisplayPort (DP) link training. It supports all the available DP bit rates from RBR to UHBR10 (1.6 Gbps, 2.7 Gbps, 5.4 Gbps, 8.1 Gbps, and 10.0 Gbps respectively). Additionally, the SN65DP141 is configurable to a trace or cable mode, and hence improves its performance depending on the type of channel it is being used. Its transparency to the DP link training makes the SN65DP141 a position independent device, suitable for source/sink or cable applications, effectively providing a *negative loss* component to the overall link budget, in order to compensate the signal degradation over the channel.

The SN65DP141 is configurable by means of I^2C and GPIOs, allowing independent channel control for activation, equalization, gain, and dynamic range.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 DC and AC Independent Gain Control

Besides the functional block diagram, the behavior of the SN65DP141 can be described as it is shown in 🗵 8-1; where the input stage first applies a DC gain (0 dB or -6 dB) and then equalizes the signal, which is driven to the output stage where the SN65DP141 applies an output DC gain (0 dB or 6 dB).




図 8-1. DP141 Signal Chain Gain Control

8.3.2 Two-Wire Serial Interface and Control Logic

The SN65DP141 uses a 2-wire serial interface for digital control. The two circuit inputs, SDA and SCL, are driven, respectively, by the serial data and serial clock from a microcontroller, for example. The SDA and SCK pins require external 10 k Ω pull-ups to VCC.

The 2-wire interface allows write access to the internal memory map to modify control registers and read access to read out control and status signals. The SN65DP141 is a slave device only which means that it cannot initiate a transmission itself; it always relies on the availability of the SCK signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

- 1. START command
- 2. 7 bit slave address (0000ADD [2:0]) followed by an eighth bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ. The ADD [2:0] address bits change with the status of the ADD2, ADD1, and ADD0 device pins, respectively. If the pins are left floating or pulled down, the 7 bit slave address is 0000000.
- 3. 8-bit register address
- 4. 8-bit register data word
- 5. STOP command

Regarding timing, the SN65DP141 is I^2C compatible. The typical timing is shown in \boxtimes 7-11 and a complete data transfer is shown in \boxtimes 7-10. Parameters for these figures are defined in the I^2C Interface section of the *Switching Characteristics*.

8.3.3 Bus Idle

Both SDA and SCL lines remain HIGH

8.3.4 Start Data Transfer

A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition (S). Each data transfer is initiated with a START condition.

8.3.5 Stop Data Transfer

A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition (P). Each data transfer is terminated with a STOP condition; however, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

8.3.6 Data Transfer

The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

Copyright © 2022 Texas Instruments Incorporated

8.3.7 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge bit. The transmitter releases the SDA line and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a slave-receiver doesn't acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.

8.4 Device Functional Modes

8.4.1 TRACE and CABLE Equalization Modes

The SN65DP141 is optimized for both trace and cable application at its input. The device pin EQ MODE sets the EQ gain curve profile suitable for these two use cases.

8.4.2 Control Modes

The SN65DP141 features two control modes; GPIO and I2C, and the selection between these two modes is by means of the I2C EN terminal, which activates the GPIO when tied to LOW; otherwise, the I2C mode is active due to its internal pull-up resistance.

8.4.3 GPIO MODE

Device Pins RX GAIN, EQ1 and EQ0 determines receiver DC and AC gain as shown in 表 8-1 and 表 8-2.

EQ1 EQ0 **EQ Setting GND** GND 000 HiZ **GND** 000 **GND** VCC 001 HiZ **GND** 010 HiZ HiZ 011 HiZ VCC 100 VCC GND 101 VCC HiZ 110 VCC VCC 111

表 8-1. EQ Pin Settings

表 8-2. RX DC and AC GAIN Settings

EQ Conf	iguration	EQ Gain		
EQ Setting	EQ Setting RX_GAIN		EQ_AC_GAIN (dB)	
000 - 111	LOW	-6	1 - 9	
000 - 111	HiZ	-6	7 - 17	
000 - 111	HIGH	0	1 - 9	

Product Folder Links: SN65DP141

8.4.4 I²C Mode

表 8-3. I2C Control Settings Description for RX DC and AC GAIN

EQ_MODE	EQ_DC GAIN	RX_GAIN<1:0>	EQ_Setting<2:0>	DC GAIN (dB)	AC GAIN (dB)	APPLICATION
	0	00	000 to 111	-6	1 to 9	Short Input Cable; Large Input Swing
0	U	11	000 to 111	-6	7 to 17	Long Input Cable; Large Input Swing
0	1	01	000 to 111	0	1 to 9	Short Input Cable; Small Input Swing
	'	11	000 to 111	0	2 to 10	Short Input Cable, Small Input Swing
	0	00	000 to 111	-6	1 to 9	Short Input Trace; Large Input Swing
1	U	11	000 to 111	-6	7 to 17	Long Input Trace; Large Input Swing
'	1	01	000 to 111	0	1 to 9	Short Input Trace; Small Input Swing
	1	11	000 to 111	0	2 to 10	Short Input Trace, Small Input Swing

8.5 Register Maps

8.5.1 Register 0x00 (General Device Settings) (offset = 00000000) [reset = 00000000]

図 8-2. Register 0x00 (General Device Settings)

			•		• ,		
7	6	5	4	3	2	1	0
SW_GPIO	PWRDOWN	SYNC_01	SYNC_23	SYNC_ALL	EQ_MODE		RSVD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-4. Register 0x00 (General Device Settings)

Bit	Field	Type	Reset	Description
7	SW_GPIO	R/W	0	Switching logic is controlled by GPIO or I2C: 0 = I2C control 1 = GPIO control
6	PWRDOWN	R/W	0	Power down the device: 0 = Normal operation 1 = Powerdown
5	SYNC_01	R/W	0	All settings from channel 1 will be used for channel 0 and 1: 0 = Channel 0 tracking channel 1 settings 1 = No tracking tracking
4	SYNC_23	R/W	0	All settings from channel 2 will be used for channel 2 and 3: 0 = Channel 3 tracking channel 2 settings 1 = No channel tracking
3	SYNC_ALL	R/W	0	All settings from channel 1 will be used on all channels: 0 = All channels tracking channel 1 1 = No channel tracking Overwrites SYNC_01 and SYNC_23
2	EQ_MODE	R/W	0	Set EQ mode: 0 = Cable mode 1 = Trace mode
1		R/W	0	
0	RSVD	R/W	0	For TI use only

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.5.2 Register 0x01 (Channel Enable) (offset = 00000000) [reset = 00000000]

図 8-3. Register 0x01 (Channel Enable)

7	6	5	4	3	2	1	0
				LN_EN_CH3	LN_EN_CH2	LN_EN_CH1	LN_EN_CH0
R	R	R	R	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-5. Register 0x01 (Channel Enable)

	20 of Regional Aver (Chairmon Emaste)							
Bit	Field	Туре	Reset	Description				
7		R	0					
6		R	0					
5		R	0					
4		R	0					
3	LN_EN_CH3	R/W	0	Channel 3 enable: 0 = Enable 1 = Disable				
2	LN_EN_CH2	R/W	0	Channel 3 enable: 0 = Enable 1 = Disable				
1	LN_EN_CH1	R/W	0	Channel 1 enable: 0 = Enable 1 = Disable				
0	LN_EN_CH0	R/W	0	Channel 0 enable: 0 = Enable 1 = Disable				

Product Folder Links: SN65DP141

8.5.3 Register 0x02 (Channel 0 Control Settings) (offset = 00000000) [reset = 00000000]

図 8-4. Register 0x02 (Channel 0 Control Settings)

7	6	5	4	3	2	1	0
RSVD	EQ Setting<2>	EQ Setting<1>	EQ Setting<0>	TX_GAIN	EQ_DC_GAIN	RX_GAIN<1>	RX_GAIN<0>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-6. Register 0x02 (Channel 0 Control Settings)

Bit	Field	Туре	Reset	Description
7	RSVD	R/W	0	
6	EQ Setting<2>	R/W	0	Equalizer adjustment setting:
5	EQ Setting<1>	R/W	0	000 = Minimum equalization setting 111 = Maximum equalization setting
4	EQ Setting<0>	R/W	0	The Maximum equalization estimate
3	TX GAIN	R/W	0	Channel [0] TX_DC_GAIN control: 0 = Set 0 dB DC gain for transmitter 1 = Set 6 dB DC gain for transmitter
2	EQ_DC_GAIN	R/W	0	Channel [0] EQ DC gain: 0 = Set EQ DC gain to -6 dB 1 = Set EQ DC gain to -0 dB
1	RX_GAIN<1>	R/W	0	Equivalent to RX_GAIN control pin for channel [0].
0	RX_GAIN<0>	R/W	0	00: RX_GAIN = Low 01: RX_GAIN = HiZ 11: RX_GAIN = High

8.5.4 Register 0x03 (Channel 0 Enable Settings) (offset = 00000000) [reset = 00000000]

図 8-5. Register 0x03 (Channel 0 Enable Settings)

			(3-,		
7	6	5	4	3	2	1	0
					DRV_PEAK	EQ_EN	DRV_EN
R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-7. Register 0x03 (Channel 0 Enable Settings)

Bit	Field	Туре	Reset	Description
7		R	0	
6		R	0	
5		R	0	
4		R	0	
3		R	0	
2	DRV_PEAK	R/W	0	Channel [0] driver peaking: 0 = Disables driver Peaking 1 = Enables driver 6 db AC Peaking"
1	EQ_EN	R/W	0	Channel [0] EQ stage enable: 0 = Enable 1 = Disable
0	RSVDRV_EN	R/W	0	Channel [0] driver stage enable: 0 = Enable 1 = Disable

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.5.5 Register 0x05 (Channel 1 Control Settings) (offset = 00000000) [reset = 00000000]

図 8-6. Register 0x05 (Channel 1 Control Settings)

7	6	5	4	3	2	1	0
RSVD	EQ Setting<2>	EQ Setting<1>	EQ Setting<0>	TX_GAIN	EQ_DC_GAIN	RX_GAIN<1>	RX_GAIN<0>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-8. Register 0x05 (Channel 1 Control Settings)

Bit	Field	Туре	Reset	Description
7	RSVD	R/W	0	
6	EQ Setting<2>	R/W	0	Equalizer adjustment setting:
5	EQ Setting<1>	R/W	0	000 = Minimum equalization setting 111 = Maximum equalization setting
4	EQ Setting<0>			
3	TX_GAIN	R/W	0	Channel [1] TX_DC_GAIN control: 0 = Set 0 dB DC gain for transmitter 1 = Set 6 dB DC gain for transmitter
2	EQ_DC_GAIN	R/W	0	Channel [1] EQ DC gain: 0 = Set EQ DC gain to -6 dB 1 = Set EQ DC gain to -0 dB
1	RX_GAIN<1>	R/W	0	Equivalent to RX_GAIN control pin for channel [1].
0	RX_GAIN<0>	R/W	0	00: RX_GAIN = Low 01: RX_GAIN = HiZ 11: RX_GAIN = High

8.5.6 Register 0x06 (Channel 1 Enable Settings) (offset = 00000000) [reset = 00000000]

図 8-7. Register 0x06 (Channel 1 Enable Settings)

7	6	5	4	3	2	1	0
					DRV_PEAK	EQ_EN	DRV_EN
R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-9. Register 0x06 (Channel 1 Enable Settings)

Ex 0-5. Register 0x00 (Onamier 1 Enable Settings)										
Bit	Field	Туре	Reset	Description						
7		R	0							
6		R	0							
5		R	0							
4		R	0							
3		R	0							
2	DRV_PEAK	R/W	0	Channel [1] driver peaking: 0 = Disables driver Peaking 1 = Enables driver 6 db AC Peaking						
1	EQ_EN	R/W	0	Channel [1] EQ stage enable: 0 = Enable 1 = Disable						
0	DRV_EN	R/W	0	Channel [1] driver stage enable: 0 = Enable 1 = Disable						

Product Folder Links: SN65DP141

8.5.7 Register 0x08 (Channel 2 Control Settings) (offset = 00000000) [reset = 00000000]

図 8-8. Register 0x08 (Channel 2 Control Settings)

7	6	5	4	3	2	1	0
RSVD	EQ Setting<2>	EQ Setting<1>	EQ Setting<0>	TX_GAIN	EQ_DC_GAIN	RX_GAIN<1>	RX_GAIN<0>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-10. Register 0x08 (Channel 2 Control Settings)

Bit	Field	Туре	Reset	Description	
7	RSVD	R/W	0		
6	EQ Setting<2>	R/W	0	Equalizer adjustment setting:	
5	EQ Setting<1>	R/W	0	000 = Minimum equalization setting 111 = Maximum equalization setting	
4	EQ Setting<0>	R/W	0	111 Maximum oqualization ootaliig	
3	TX_GAIN	R/W	0	Channel [2] TX_DC_GAIN control: 0 = Set 0 dB DC gain for transmitter 1 = Set 6 dB DC gain for transmitter	
2	EQ_DC_GAIN	R/W	0	Channel [2] EQ DC gain: 0 = Set EQ DC gain to -6 dB 1 = Set EQ DC gain to -0 dB	
1	RX_GAIN<1>	R/W	0	Equivalent to RX_GAIN control pin for channel [2].	
0	RX_GAIN<0>	R/W	0	00: RX_GAIN = Low 01: RX_GAIN = HiZ 11: RX_GAIN = High	

8.5.8 Register 0x09 (Channel 2 Enable Settings) (offset = 00000000) [reset = 00000000]

図 8-9. Register 0x09 (Channel 2 Enable Settings)

			(
7	6	5	4	3	2	1	0
					DRV_PEAK	EQ_EN	DRV_EN
R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-11. Register 0x09 (Channel 2 Enable Settings)

Bit	Field	Туре	Reset	Description
7		R	0	
6		R	0	
5		R	0	
4		R	0	
3		R	0	
2	DRV_PEAK	R/W	0	Channel [2] driver peaking: 0 = Disables driver Peaking 1 = Enables driver 6 db AC Peaking
1	EQ_EN	R/W	0	Channel [2] driver stage enable: 0 = Enable 1 = Disable
0	DRV_EN	R/W	0	Channel [2] driver stage enable: 0 = Enable 1 = Disable

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.5.9 Register 0x0B (Channel 3 Control Settings) (offset = 00000000) [reset = 00000000]

図 8-10. Register 0x0B (Channel 3 Control Settings)

		• •	•		U ,			
7	6	6 5		3	2	1	1 0	
RSVD	EQ Setting<2>	EQ Setting<1>	EQ Setting<0>	TX_GAIN	EQ_DC_GAIN	RX_GAIN<1>	RX_GAIN<0>	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-12. Register 0x0B (Channel 3 Control Settings)

Bit	Field	Type	Reset	Description
7	RSVD	R/W	0	
6	EQ Setting<2>	R/W	0	Equalizer adjustment setting:
5	EQ Setting<1>	R/W	0	000 = Minimum equalization setting 111 = Maximum equalization setting
4	EQ Setting<0>			
3	TX_GAIN	R/W	0	Channel [3] TX_DC_GAIN control: 0 = Set 0 dB DC gain for transmitter 1 = Set 6 dB DC gain for transmitter
2	EQ_DC_GAIN	R/W	0	Channel [3] EQ DC gain: 0 = Set EQ DC gain to -6 dB 1 = Set EQ DC gain to -0 dB
1	RX_GAIN<1>	R/W	0	Equivalent to RX_GAIN control pin for channel [3].
0	RX_GAIN<0>	R/W	0	00: RX_GAIN = Low 01: RX_GAIN = HiZ 11: RX_GAIN = High

8.5.10 Register 0x0C (Channel 3 Control Settings) (offset = 00000000) [reset = 00000000]

図 8-11. Register 0x0C (Channel 3 Enable Settings)

			1010: 02100 (0				
7	6 5		4	3	2	1	0
					DRV_PEAK	EQ_EN	DRV_EN
R	R	R	R	R	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-13. Register 0x0C (Channel 3 Enable Settings)

	& 0-10. Register 0x00 (Charmer o Enable Octangs)										
Bit	Field	Туре	Reset	Description							
7		R	0								
6		R	0								
5		R	0								
4		R	0								
3		R	0								
2	DRV_PEAK	R/W	0	Channel [3] driver peaking: 0 = Disables driver Peaking 1 = Enables driver 6db AC Peaking							
1	EQ_EN	R/W	0	Channel [3] EQ stage enable: 0 = Enable 1 = Disable							
0	RSVDRV_EN	R/W	0	Channel [3] driver stage enable: 0 = Enable 1 = Disable							

Product Folder Links: SN65DP141

9 Application and Implementation


Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The SN65DP141 can be used in Source, Sink, cable, and dongle applications, where the device is transparent to the DisplayPort link layer. For illustrating purposes, this section shows the implementation of a DisplayPort dongle, \boxtimes 9-1 shows an example of the SN65DP141 on a dongle board, where the AUX channel is directly connected from source to sink, meanwhile the power can be provided either way from the DP source or an external power source.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

図 9-1. SN65DP141 Application Diagram

9.2.1 Design Requirements

The SN65DP141 can be designed into many types of applications. All applications have certain requirements for the system to work properly. The voltage rails are required to support the lowest possible power consumption. Configure the device by using I2C. The GPIO configuration is provided as I²C is not available in all cases. Because sources may have different naming conventions, confirm the link between source and sink is correctly mapped through the SN65DP141.

表 9-1. Design Parameters

PARAMETER	VALUE					
Operating data rate	UHBR10 (10 Gbps)					
Supply voltage	3.3 V					
Main link input voltage	V _{ID} = 75 mVpp to 1.2 Vpp					
Control pin Low	1 KΩ pulled to GND					
Control pin Mid	No Connect					
Control pin Low	1 KΩ pulled to High					
Main link AC decoupling capacitor	75 to 200 nF, recommend 100 nF					

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

First approach for GAIN configuration: It is highly recommend that DC GAIN be set to 1, this leads the output to preserve the input amplitude (GAIN = 1):

- For GPIO implementation: Use a pull-up resistor on the GAIN terminal (pin 36), refer to the schematic in 🗵 9-2.
- For I²C implementation: write a 1 to the bit 2 of the registers 0x02, 0x05, 0x08 and 0x0B. Refer to セクション 8.3.2 for a detailed description of the I²C interface

9.2.2 Detailed Design Procedure

Designing in the SN65DP141 requires the following:

- Determine the loss profile on the DP input and output channels and cables.
- Based upon the loss profile and signal swing, determine the optimal configuration for the SN65DP141, to pass electrical compliance (Equalization mode, EQ Gain, DC gain, and AC Gain).
- See 🗵 9-2 for information on using the AC coupling capacitors and control pin resistors, as well as for recommended decouple capacitors from VCC pins to ground.
- Configure the TheSN65DP141 using the GPIO terminals or the I²C interface:
 - GPIO Using the terminals EQ MODE, EQ1, EQ1, and gain.
 - I²C Refer to the I2C Register Maps and the Two-Wire Serial Interface and Control Logic sections for a detailed configuration procedures.
- The thermal pad must be connected to ground.





図 9-2. SN65DP141 Application Schematic

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9.2.3 Application Curves



10 Power Supply Recommendations

To minimize the power supply noise floor, provide good decoupling near the SN65DP141 power pins. It is recommended to place one 0.01- μ F ceramic capacitor at each power pin, and two 0.1- μ F ceramic capacitors on each power node. The distance between the SN65DP141 and capacitors should be minimized to reduce loop inductance and provide optimal noise filtering. Placing the capacitor underneath the SN65DP141 on the bottom of the PCB is often a good choice. A 100-pF ceramic capacitor can be put at each power pin to optimize the EMI performance.



11 Layout

11.1 Layout Guidelines

- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high frequency bypass capacitance significantly.
- The control pin pull-up and pull-down resistors are shown in application section for reference. If a high level is needed then only uses the pull up. If a low level is needed only use the pull down.
- Place passive components within the signal path, such as source-matching resistors or ac-coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b); the resulting discontinuity, however, is limited to a far narrower area.
- When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below.
- Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise they will cause the differential impedance to drop below 75 Ω and fail the board during TDR testing.
- Use solid power and ground planes for 100 Ω impedance control and minimum power noise.
- For a multi-layer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane. For 100 Ω differential impedance, use the smallest trace spacing possible, which is usually specified by the PCB vendor.
- Keep the trace length as short as possible to minimize attenuation.
- Place bulk capacitors (that is, 10 μF) close to power sources, such as voltage regulators or where the power is supplied to the PCB.




図 11-1. PCB Stack

Submit Document Feedback



11.2 Layout Example




図 11-2. Example Layout (Top)




図 11-3. Example Layout (Top)



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN65DP141



www.ti.com 8-Dec-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN65DP141RLJRG4.A	NRND	Production	WQFN (RLJ) 38	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DP141

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Nov-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	SN65DP141RLJRG4	WQFN	RLJ	38	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 11-Nov-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN65DP141RLJRG4	WQFN	RLJ	38	3000	367.0	367.0	38.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月