SLLA284F July   2022  – July 2022 ISO5451 , ISO5452 , ISO5851 , ISO5852S , ISO7142CC , ISO7142CC-Q1 , ISO721 , ISO721-Q1 , ISO721M , ISO721M-EP , ISO722 , ISO7220A , ISO7220M , ISO7221A , ISO7221B , ISO7221C , ISO7221M , ISO722M , ISO7230A , ISO7230C , ISO7230M , ISO7231A , ISO7231C , ISO7231M , ISO7240A , ISO7240C , ISO7240CF , ISO7240M , ISO7241A , ISO7241C , ISO7241M , ISO7242A , ISO7242C , ISO7242M , ISO7310-Q1 , ISO7310C , ISO7340-Q1 , ISO7340C , ISO7340FC , ISO7341-Q1 , ISO7341C , ISO7341FC , ISO7342-Q1 , ISO7342C , ISO7342FC , ISO7740 , ISO7741 , ISO7742 , ISO7760 , ISO7761 , ISO7762 , ISO7810 , ISO7820 , ISO7821 , ISO7830 , ISO7831 , ISO7840 , ISO7841 , ISO7842

 

  1.   Digital Isolator Design Guide
  2.   Trademarks
  3. 1Operating Principle
    1. 1.1 Edge-Based Communication
    2. 1.2 On-Off Keying (OOK) Based Communication
  4. 2Typical Applications for Digital Isolators and Isolated Functions
  5. 3Digital Isolator Selection Guide
    1. 3.1 Parameters of Interest
    2. 3.2 Isolator Families
  6. 4PCB Design Guidelines
    1. 4.1 PCB Material
    2. 4.2 Layer Stack
    3. 4.3 Creepage Distance
    4. 4.4 Controlled Impedance Transmission Lines
    5. 4.5 Reference Planes
    6. 4.6 Routing
    7. 4.7 Vias
    8. 4.8 Decoupling Capacitors
  7. 5Summary
  8. 6References
  9. 7Revision History

Controlled Impedance Transmission Lines

A controlled impedance transmission line is a trace whose characteristic impedance, Z0, is tightly controlled by the trace geometries. In general, these traces match the differential impedance of the transmission medium, such as cables and line terminators, to minimize signal reflections. Around digital isolators, controlled impedance traces must match the isolator output impedance, Z0 ~ rO, which is known as source-impedance matching.

GUID-4FC10ED6-FF73-41CE-9669-EF68EFDA8B18-low.gifFigure 4-3 Source Impedance Matching: Z0 ~ rO

To determine Z0, the dynamic output impedance of the isolator, rO = ΔVOUT/ΔIOUT, needs to be established. For that purpose the output characteristic in Figure 4-4, (taken from the ISO7240 data sheet), is approximated by two linear segments indicating an rO ~ 260 Ω at low voltages, while for the majority of the curve, (and thus the transition region of the output), rO ~ 70 Ω.

GUID-F5288644-A6A9-46CA-B702-250AB9F77DC9-low.gifFigure 4-4 Isolator Output Characteristic

The required trace geometries, such as trace thickness (t) and width (w), the distance between trace and an adjacent ground layer (d), and the PCB dielectric (εr), are partially dictated by the copper-plating capabilities of the board manufacturing process and the dielectric of the chosen board material. Typical values are 1 and 2 oz of copper-plating, resulting in trace thicknesses of t = 1.37 mils and t = 2.74 mils, respectively. Dielectric values for FR-4 epoxy-glass vary between εr = 2.8 to 4.5 for microstrip, and εr = 4.5 for stripline traces.

With t and εr given, the designer has the freedom to define Z0 through trace width w, and distance d. For PCB designs, however, the most critical dimensions are not the absolute values of w and d, but their ratio w/d. Easing the designer’s task, Figure 4-5 plots the characteristic trace impedance as a function of the width-to-height (w/h) for a trace thickness of 2.74 mils (2-oz copper plating), an FR-4 dielectric of 4.5, and a trace-height of 10 mils above the ground plane.

GUID-09E84436-0FC9-403B-9FCB-A0C4D20BD6A4-low.gifFigure 4-5 Characteristic Impedance as a Function of the w/h Ratio

From Figure 4-5 it is apparent that a 70-Ω design requires a w/h ratio of about 0.8. As described in the following section, Reference Planes, designing a low EMI board requires close electric coupling between signal trace and ground plane, which is accomplished by ensuring that h = 10 mils. The corresponding trace-width is therefore 8 mils. This width must be maintained across the entire trace length. Otherwise, variations in trace width cause discontinuities in the characteristic impedance, thus leading to increased reflections and EMI.

Note, that the preceding design example is only one of many possibilities to achieve the desired Z0. Different trace thickness due to higher or lower copper plating, or different PCB material can be used, but require the w/d ratio to change. The rather complex, mathematic equations for calculating the characteristic impedance Z0, while taking trace thickness, width, and dielectric into account, are presented in Table 4-1.

Table 4-1 Microstrip Equations for 0.2 < w/d < 1(1)
GUID-D64EFAF1-78E8-4930-B381-A99CF487A934-low.gif εeff = effective dielectric, taking into account:
  • dielectric of air
  • dielectric of PCB material
  • height above ground
  • nominal trace width
GUID-C89D3CC9-8ADB-4AB7-844B-D88101795200-low.gif weff = effective trace width, taking into account:
  • nominal trace width
  • trace thickness
  • height above ground
GUID-EFE67326-54C5-4C67-82FB-E6A54542BE94-low.gif Z0 = characteristic impedance, taking into account:
  • effective trace width
  • height above ground
  • effective dielectric
Keep all dimensions in inch, or mils (1 in = 1000 mils), or mm (1 in = 25.4 mm).