SLUA963B June 2020 – October 2022 UCC21710-Q1 , UCC21732-Q1 , UCC5870-Q1
Gate voltage monitoring, as shown in , Figure 3-9 is used to ensure that the gate voltage is reaching the VDD level when IN+ is pulled high. This is important to ensure the device is being driven efficiently to reduce switching loss and is held on at the proper voltage level to reduce conduction loss. The gate voltage is compared to VDD, with a small voltage divider to account for the gate voltage drop due to the gate resistance, RG,tot. The comparator's output is sent back to the MCU using a digital isolator. In case of a fault, the secondary bias supply should also be checked. This function may also be used to monitor VGE when DESAT or OC detection has been detected to ensure proper turn off when the gate is pulled low by the driver.