TIDUEM8B March   2019  – February 2021

 

  1.   1
  2.   2
  3.   3
  4.   4
  5.   5
  6.   6
    1.     7
      1.      8
      2.      9
    2.     10
  7.   11
    1.     12
    2.     13
      1.      14
      2.      15
      3.      16
      4.      17
      5.      18
      6.      19
      7.      20
      8.      21
      9.      22
      10.      23
    3.     24
      1.      25
        1.       26
        2.       27
        3.       28
        4.       29
          1.        30
          2.        31
      2.      32
        1.       33
          1.        34
          2.        35
          3.        36
          4.        37
          5.        38
          6.        39
          7.        40
        2.       41
          1.        42
        3.       43
          1.        44
            1.         45
            2.         46
          2.        47
          3.        48
  8.   49
    1.     50
      1.      51
      2.      52
        1.       53
          1.        54
          2.        55
        2.       56
      3.      57
    2.     58
      1.      59
        1.       60
        2.       61
        3.       62
          1.        63
          2.        64
            1.         65
            2.         66
              1.          67
                1.           68
                2.           69
              2.          70
              3.          71
      2.      72
        1.       73
        2.       74
  9.   75
    1.     76
    2.     77
    3.     78
      1.      79
    4.     80
    5.     81
    6.     82
  10.   83
    1.     84
  11.   85
  12.   86
2.3.2.1.2 Port Map

The MSP432 MCU has a port mapping controller that allows a flexible mapping of digital functions to port pins. The set of digital functions that can be ported to other pins is dependent on the device. For the MSP432 device in particular, the SPI clock, SOMI, and SIMO functionality of the EUSCIB0 SPI module are all available options to port to ports P2, P3, and P7. In addition, the SMCLK clock output is also available for output to ports P2, P3, and P7. In the test software, this port mapping feature is used for providing flexibility in the PCB layout.

Using the port mapping controller, the following mappings are used:

  • PMAP_SMCLK (SMCLK clock output) → Port P2.0 (connected to the CLKIN pin of the ADS131M04 device so that it can be used to generate the modulator clock of the ADS131M04; however, note that this mapping is not enabled initially and is only enabled after the ADS131M04 is initialized.); this is pin 1 of header J32, which is labeled SMCLK on the board
  • PMAP_UCB0SIMO (EUSCIB0 SPI SIMO) → Port P2.1 (connected to the DIN pin of the ADS131M04 device) this is pin 2 of header J32, which is labeled SPI DOUT on the board
  • PMAP_UCB0SOMI (EUSCIB0 SPI SOMI) → Port P2.2 (connected to the DOUT pin of the ADS131M04 device) this is pin 3 of header J32, which is labeled SPI DIN on the board
  • PMAP_UCB0CLK (EUSCIB0 SPI Clock) → Port P2.3 (connected to the SCK pin of the ADS131M04 device) this is pin 4 of header J32, which is labeled SPI CLK on the board