

# THP210 超低オフセット、高電圧、低ノイズ、高精度、完全差動アンプ

## 1 特長

- 入力オフセット電圧:  $\pm 40\mu\text{V}$  以下
- 入力オフセット電圧ドリフト:  $0.35\mu\text{V}/^\circ\text{C}$  以下
- 低消費電流:  $950\mu\text{A}$  ( $\pm 18\text{V}$  の場合)
- 低入力バイアス電流:  $2\text{nA}$  以下
- 低入力バイアス電流ドリフト:  $15\text{pA}/^\circ\text{C}$  以下
- ゲイン帯域幅積:  $9.2\text{MHz}$
- 差動出力スルーレート:  $15\text{V}/\mu\text{s}$
- 小さい入力電圧ノイズ:  $1\text{kHz}$  時に  $3.7\text{nV}/\sqrt{\text{Hz}}$
- 優れた THD+N:  $10\text{kHz}$  時に  $-120\text{dB}$
- 広い入出力同相範囲
- 幅広い単一電源動作範囲:  $3\text{V} \sim 36\text{V}$
- 低消費電流のパワーダウン機能:  $20\mu\text{A}$  未満
- 過負荷電力制限
- 電流制限
- パッケージ: 8 ピン VSSOP、8 ピン SOIC
- 温度範囲:  $-40^\circ\text{C} \sim +125^\circ\text{C}$

## 2 アプリケーション

- データ・アキュイジション (DAQ)
- アナログ入力モジュール
- サブステーション・オートメーション
- 半導体テスト
- 実験室およびフィールド用計測機器

## 3 概要


THP210 は、完全差動信号チェーンを簡単にフィルタおよび駆動できる超低オフセット、低ノイズ、高電圧、高精度の完全差動アンプです。また THP210 は、シングルエンドの信号源を、高分解能アナログ / デジタル・コンバータ (ADC) が必要とする差動出力に変換するためにも使用されます。非常に優れたオフセット、低ノイズ、THD を実現するように設計されたバイポーラ・スーパー・ベータ入力、非常に小さい静止電流と入力バイアス電流において超低ノイズ指数を実現します。このデバイスは、優れた信号対雑音比 (SNR) とともに小さな電力オフセットと消費電力が必要とされる信号コンディショニング回路用に設計されています。

THP210 は高電圧電源に対応しており、電源電圧を最高  $\pm 18\text{V}$  に上げることができます。この特性により、改善されたヘッドルームとダイナミック・レンジを活用して高電圧の差動信号チェーンを実現できます。差動信号の極性ごとに個別のアンプを追加する必要はありません。THP210 は電圧および電流ノイズが非常に低いため、信号忠実度への影響を最小限に抑えながら高ゲイン構成で使用できます。


### 製品情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
THP210	VSSOP (8)	3.00mm × 3.00mm
	SOIC (8)	4.90mm × 3.91mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。



高精度、低ノイズ、低消費電力の完全差動アンプのゲイン・ブロックとインターフェイス



小さな入力電圧オフセット



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8.4 Device Functional Modes</b> .....	<b>18</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>19</b>
<b>3 概要</b> .....	<b>1</b>	9.1 Application Information.....	19
<b>4 Revision History</b> .....	<b>2</b>	9.2 Typical Applications.....	27
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>32</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>11 Layout</b> .....	<b>33</b>
6.1 Absolute Maximum Ratings .....	4	11.1 Layout Guidelines.....	33
6.2 ESD Ratings .....	4	11.2 Layout Example.....	33
6.3 Recommended Operating Conditions .....	4	<b>12 Device and Documentation Support</b> .....	<b>34</b>
6.4 Thermal Information .....	5	12.1 Device Support.....	34
6.5 Electrical Characteristics .....	5	12.2 Documentation Support.....	34
6.6 Typical Characteristics.....	8	12.3 Receiving Notification of Documentation Updates.....	34
<b>7 Parameter Measurement Information</b> .....	<b>15</b>	12.4 サポート・リソース.....	34
7.1 Characterization Configuration.....	15	12.5 Trademarks.....	34
<b>8 Detailed Description</b> .....	<b>16</b>	12.6 静電気放電に関する注意事項.....	34
8.1 Overview.....	16	12.7 用語集.....	34
8.2 Functional Block Diagram.....	16	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>34</b>
8.3 Feature Description.....	16		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Changes from Revision B (October 2020) to Revision C (March 2021)</b>	<b>Page</b>
• Changed PD pin description to clarify use of pin .....	3
• Changed Figure 6-1, <i>Input Offset Voltage Histogram</i> .....	8
• Changed Figure 6-2, <i>Input Offset Voltage Histogram</i> .....	8
• Changed Figure 6-19, <i>Output Impedance vs Frequency</i> .....	8
• Changed Y-axis unit from nV/ $\sqrt{\text{Hz}}$ to V/ $\sqrt{\text{Hz}}$ for Figure 9-5, <i>Calculated Noise Densities vs Gain Settings</i> .....	22
• Changed Y-axis unit from nV/ $\sqrt{\text{Hz}}$ to V/ $\sqrt{\text{Hz}}$ for Figure 9-6, <i>Calculated Noise Densities vs Gain Settings</i> .....	22
<b>Changes from Revision A (May 2020) to Revision B (October 2020)</b>	<b>Page</b>
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• D (SOIC-8) パッケージとそれに関連する項目を追加.....	1
• Changed Figure 7-1, <i>Differential Source to a Differential Gain of a 1-V/V Test Circuit</i> , for clarity.....	15
• Changed layout example circuit drawing for clarity.....	33
<b>Changes from Revision * (February 2020) to Revision A (May 2020)</b>	<b>Page</b>
• デバイスのステータスを事前情報 (プレビュー) から量産データ (アクティブ) に変更.....	1

## 5 Pin Configuration and Functions




图 5-1. D (SOIC-8) and DGK (VSSOP-8) Packages, Top View

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
IN–	1	I	Inverting (negative) amplifier input
IN+	8	I	Noninverting (positive) amplifier input
OUT–	5	O	Inverting (negative) amplifier output
OUT+	4	O	Noninverting (positive) amplifier output
$\overline{\text{PD}}$	7	I	Power down. $\overline{\text{PD}}$ = logic low = power off mode. $\overline{\text{PD}}$ = logic high = normal operation. The logic threshold is referenced to VS+. If power down is not needed, pull up $\overline{\text{PD}}$ .
VOCM	2	I	Output common-mode voltage control input
VS–	6	I	Negative power-supply input
VS+	3	I	Positive power-supply input

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage	Single supply		40	V
		Dual supply		±20	V
	IN+, IN–, differential voltage <sup>(2)</sup>			±0.5	V
	IN+, IN–, VO <sub>CM</sub> , P <sub>D</sub> , OUT+, OUT– voltage <sup>(3)</sup>		V <sub>VS–</sub> – 0.5	V <sub>VS+</sub> + 0.5	V
	IN+, IN– current		–10	10	mA
	OUT+, OUT– current		–50	50	mA
	Output short-circuit <sup>(4)</sup>			Continuous	
T <sub>A</sub>	Operating temperature		–40	150	°C
T <sub>J</sub>	Junction temperature		–40	175	°C
T <sub>stg</sub>	Storage temperature		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins IN+ and IN– are connected with anti-parallel diodes in between the two terminals. Differential input signals that are greater than 0.5 V or less than –0.5 V must be current-limited to 10 mA or less.
- (3) Input terminals are diode-clamped to the supply rails (V<sub>S+</sub>, V<sub>S–</sub>). Input signals that swing more than 0.5 V greater or less the supply rails must be current-limited to 10 mA or less.
- (4) Short-circuit to V<sub>S</sub> / 2.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>S</sub>	Supply voltage	Single-supply	3		36	V
		Dual-supply	±1.5		±18	
T <sub>A</sub>	Specified temperature		–40		125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		THP210		UNIT
		D (SOIC)	DGK (VSSOP)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	129.1	181.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	69.4	68.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	72.5	102.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	20.7	10.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	71.8	101.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at T<sub>A</sub> = 25°C, V<sub>S</sub> (dual supply) = ±1.5 V to ±18 V, V<sub>VOCM</sub> = V<sub>ICM</sub> = 0 V, R<sub>F</sub> = 2 kΩ, R<sub>L</sub> = 10 kΩ<sup>(1)</sup>, gain = –1 V/V, V<sub>PD</sub> = V<sub>VS+</sub>, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V <sub>IO</sub>	Input-referred offset voltage			10	±40	μV
		T <sub>A</sub> = −40°C to +125°C			±75	
	Input offset voltage drift	T <sub>A</sub> = −40°C to +125°C		0.1	±0.35	μV/°C
PSRR	Power-supply rejection ratio			±0.025	±0.25	μV/V
		T <sub>A</sub> = −40°C to +125°C			±0.5	
INPUT BIAS CURRENT						
I <sub>B</sub>	Input bias current			±0.2	±2	nA
		T <sub>A</sub> = −40°C to +125°C			±4	
	Input bias current drift	T <sub>A</sub> = −40°C to +125°C		±2	±15	pA/°C
I <sub>OS</sub>	Input offset current			±0.2	±1	nA
		T <sub>A</sub> = −40°C to +125°C			±3	
	Input offset current drift	T <sub>A</sub> = −40°C to +125°C		1	±10	pA/°C
NOISE						
e <sub>n</sub>	Input differential voltage noise	f = 1 kHz		3.7		nV/√Hz
		f = 10 Hz		4		
		f = 0.1 to 10 Hz		0.1		μV <sub>PP</sub>
e <sub>i</sub>	Input current noise, each input	f = 1 kHz		300		fA/√Hz
		f = 10 Hz		400		
		f = 0.1 to 10 Hz		13.4		pA <sub>PP</sub>
INPUT VOLTAGE						
	Common-mode voltage range	T <sub>A</sub> = −40°C to +125°C	V <sub>VS−</sub> + 1		V <sub>VS+</sub> − 1	V
CMRR	Common-mode rejection ratio	V <sub>VS−</sub> + 1 V ≤ V <sub>ICM</sub> ≤ V <sub>VS+</sub> − 1 V		140		dB
		V <sub>VS−</sub> + 1 V ≤ V <sub>ICM</sub> ≤ V <sub>VS+</sub> − 1 V, V <sub>S</sub> = ±18 V	126	140		
		V <sub>VS−</sub> + 1 V ≤ V <sub>ICM</sub> ≤ V <sub>VS+</sub> − 1 V, V <sub>S</sub> = ±18 V, T <sub>A</sub> = −40°C to +125°C	120			
INPUT IMPEDANCE						
	Input impedance differential mode	V <sub>ICM</sub> = 0 V		1    1		GΩ    pF

## 6.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S$  (dual supply) =  $\pm 1.5\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{\text{VOCM}} = V_{\text{ICM}} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega^{(1)}$ , gain =  $-1\text{ V/V}$ ,  $V_{\text{PD}} = V_{\text{VS+}}$ , (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-LOOP GAIN						
A <sub>OL</sub>	Open-loop voltage gain	V <sub>S</sub> = ±2.5 V, V <sub>V<sub>S</sub>-</sub> + 0.2 V < V <sub>O</sub> < V <sub>V<sub>S</sub>+</sub> - 0.2 V	115	120	dB	
		V <sub>S</sub> = ±2.5 V, V <sub>V<sub>S</sub>-</sub> + 0.3 V < V <sub>O</sub> < V <sub>V<sub>S</sub>+</sub> - 0.3 V, T <sub>A</sub> = -40°C to +125°C	110	120		
		V <sub>S</sub> = ±15 V, V <sub>V<sub>S</sub>-</sub> + 0.6 V < V <sub>O</sub> < V <sub>V<sub>S</sub>+</sub> - 0.6 V	115	120		
		V <sub>S</sub> = ±15 V, V <sub>V<sub>S</sub>+</sub> + 0.6 V < V <sub>O</sub> < V <sub>V<sub>S</sub>+</sub> - 0.6 V, T <sub>A</sub> = -40°C to +125°C	110	120		
FREQUENCY RESPONSE						
SSBW	Small-signal bandwidth	V <sub>O</sub> = 100 mV <sub>PP</sub>	7		MHz	
GBP	Gain-bandwidth product	V <sub>O</sub> = 100 mV <sub>PP</sub> , gain = -10 V/V	9.2		MHz	
FBP	Full-power bandwidth	V <sub>O</sub> = 1 V <sub>PP</sub>	2.4		MHz	
SR	Slew rate	10-V step	15		V/μs	
	Settling time	To 0.1% of final value, V <sub>O</sub> = 10-V step	1		μs	
		To 0.01% of final value, V <sub>O</sub> = 10-V step	1.2			
THD+N	Total harmonic distortion and noise	Differential input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-120		dB	
THD+N	Total harmonic distortion and noise	Single-ended input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-115			
THD+N	Total harmonic distortion and noise	Differential input, f = 10 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-112			
	Total harmonic distortion and noise	Single-ended input, f = 10 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-107			
HD2	Second-order harmonic distortion	Differential input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-120			
		Single-ended input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-126			
HD3	Third-order harmonic distortion	Differential input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-120			
		Single-ended input, f = 1 kHz, V <sub>O</sub> = 10 V <sub>PP</sub>	-119			
	Overdrive recovery time	gain = -5 V/V, 2x output overdrive, dc-coupled	3.3		μs	
Z <sub>O</sub>	Open-loop output impedance	f = 100 kHz (differential)	14		Ω	
C <sub>LOAD</sub>	Capacitive load drive	Differential capacitive load, no output isolation resistors, phase margin = 30°	50		pF	
OUTPUT						
V <sub>OL</sub>	Negative output voltage swing from rail	V <sub>S</sub> = ±2.5 V	100		mV	
		V <sub>S</sub> = ±2.5 V, T <sub>A</sub> = -40°C to +125°C	100			
		V <sub>S</sub> = ±18 V	230			
		V <sub>S</sub> = ±18 V, T <sub>A</sub> = -40°C to +125°C	270			
V <sub>OH</sub>	Positive output voltage swing from rail	V <sub>S</sub> = ±2.5 V	100			
		V <sub>S</sub> = ±2.5 V, T <sub>A</sub> = -40°C to +125°C	100			
		V <sub>S</sub> = ±18 V	230			
		V <sub>S</sub> = ±18 V, T <sub>A</sub> = -40°C to +125°C	270			
I <sub>SC</sub>	Short-circuit current		±31		mA	

## 6.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S$  (dual supply) =  $\pm 1.5\text{ V}$  to  $\pm 18\text{ V}$ ,  $V_{\text{VOCM}} = V_{\text{ICM}} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ <sup>(1)</sup>, gain =  $-1\text{ V/V}$ ,  $\overline{\text{VPD}} = V_{\text{VS+}}$ , (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT COMMON-MODE VOLTAGE						
	Small-signal bandwidth from VOCM pin	V <sub>VOCM</sub> = 100 mV <sub>PP</sub>	2			MHz
	Large-signal bandwidth from VOCM pin	V <sub>VOCM</sub> = 0.6 V <sub>PP</sub>	5.7			
	Slew rate from VOCM pin	V <sub>VOCM</sub> = 0.5-V step, rising	4.2			V/μs
		V <sub>VOCM</sub> = 0.5-V step, falling	5.5			
	DC output balance	V <sub>VOCM</sub> fixed midsupply (V <sub>O</sub> = ±1 V)	78			dB
	VOCM Input voltage range	V <sub>S</sub> = ±2.5 V	V <sub>VS-</sub> + 1	V <sub>VS+</sub> − 1		V
		V <sub>S</sub> = ±18 V	V <sub>VS-</sub> + 2	V <sub>VS+</sub> − 2		
	VOCM input impedance		2.5    1			MΩ    pF
	VOCM offset from mid-supply	V <sub>VOCM</sub> pin floating, V <sub>O</sub> = V <sub>ICM</sub> = 0 V	±1			mV
	VOCM common-mode offset voltage	V <sub>VOCM</sub> = V <sub>ICM</sub> , V <sub>O</sub> = 0 V	±1		±6	
		V <sub>VOCM</sub> = V <sub>ICM</sub> , V <sub>O</sub> = 0 V, T <sub>A</sub> = −40°C to +125°C			±10	
	VOCMcommon-mode offset voltage drift	V <sub>VOCM</sub> = V <sub>ICM</sub> , V <sub>O</sub> = 0 V, T <sub>A</sub> = −40°C to +125°C	±20		±60	μV/°C
POWER SUPPLY						
I <sub>Q</sub>	Quiescent operating current		0.95		1.05	mA
		T <sub>A</sub> = −40°C to +125°C			1.4	
POWER DOWN						
V <sub>PD(HI)</sub>	Power-down enable voltage	T <sub>A</sub> = −40°C to +125°C	V <sub>VS+</sub> − 0.5			V
V <sub>PD(LOW)</sub>	Power-down disable voltage	T <sub>A</sub> = −40°C to +125°C			V <sub>VS+</sub> − 2.0	
	PD bias current	V <sub>PD</sub> = V <sub>VS+</sub> − 2 V	1		2	μA
	Powerdown quiescent current		10		20	μA
	Turn-on time delay	V <sub>IN</sub> = 100 mV, Time to V <sub>O</sub> = 90% of final value	10			μs
	Turn-off time delay	V <sub>IN</sub> = 100 mV, Time to V <sub>O</sub> = 10% of original value	15			

(1)  $R_L$  is connected differentially, from OUT+ to OUT-.

## 6.6 Typical Characteristics

at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




FIG 6-1. Input Offset Voltage Histogram




FIG 6-2. Input Offset Voltage Histogram




FIG 6-3. Input Offset Voltage Drift Histogram




FIG 6-4. Output Common-Mode Offset Voltage




FIG 6-5. Output Common Mode Voltage Offset




FIG 6-6. Input Bias Current vs Input Common-Mode Voltage



## 6.6 Typical Characteristics (continued)

at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




Figure 6-7. Input Bias Current vs Supply Voltage




Figure 6-8. Input-Referred Voltage Noise vs Frequency






Figure 6-9. Current Noise vs Frequency




$V_{OUT} = 3\text{ V}_{RMS}$ ,  $V_S = \pm 15\text{ V}$

Figure 6-10. Total Harmonic Distortion + Noise vs Frequency



$f = 1\text{ kHz}$ ,  $V_S = \pm 15\text{ V}$

Figure 6-11. Total Harmonic Distortion + Noise vs Amplitude




$V_S = \pm 15\text{ V}$ ,  $C_L = 50\text{ pF}$


Figure 6-12. Open-Loop Gain vs Frequency

## 6.6 Typical Characteristics (continued)


at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




6-13. Closed-Loop Gain vs Frequency




6-14. Common-Mode Rejection Ratio vs Frequency




6-15. Common-Mode Rejection Ratio vs Temperature



6-16. Power-Supply Rejection Ratio vs Frequency



6-17. Power-Supply Rejection Ratio vs Temperature



6-18. Maximum Output Voltage vs Frequency

## 6.6 Typical Characteristics (continued)

at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




FIG 6-19. Output Impedance vs Frequency




FIG 6-20. Quiescent Current vs Supply Voltage




FIG 6-21. Quiescent Current vs Temperature




FIG 6-22. Quiescent Current vs Power-Down Delta From Supply Voltage




FIG 6-23. Input Offset Voltage vs Input Common-Mode Voltage






FIG 6-24. Output Voltage vs Output Current

## 6.6 Typical Characteristics (continued)


at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




6-25. Small-Signal Overshoot vs Capacitive Load




6-26. Small-Signal Overshoot vs Capacitive Load




6-27. Small-Signal Step Response, Falling



6-28. Small-Signal Step Response, Rising




6-29. Output Slew Rate vs Supply Voltage




6-30. Output Voltage vs Output Current

## 6.6 Typical Characteristics (continued)


at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




**6-31. Open-Loop Gain vs Output Delta From Supply**




**6-32. Short-Circuit Current vs Temperature**




**6-33. Large-Signal Step Response**



**6-34. Output Common-Mode Step Response, Rising**



**6-35. Output Common-Mode Step Response, Falling**



**6-36. Output Settling Time to  $\pm 0.01\%$**

## 6.6 Typical Characteristics (continued)

at  $V_{VS} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{VOCM} = V_{VICM} = 0\text{ V}$ ,  $R_F = 2\text{ k}\Omega$ ,  $R_L = 10\text{ k}\Omega$ , gain =  $-1\text{ V/V}$ , and  $V_{PD} = V_{VS+}$  (unless otherwise noted)




Figure 6-37. Power-Down Time ( $\overline{\text{PD}}$  Low to High)




Figure 6-38. Power-Down Time ( $\overline{\text{PD}}$  High to Low)




Figure 6-39. Output Negative Overload Recovery





Figure 6-40. Output Positive Overload Recovery

## 7 Parameter Measurement Information


### 7.1 Characterization Configuration

The THP210 is a fully differential amplifier (FDA) configuration that offers high dc precision, very low noise and harmonic distortion in a single, low-power amplifier. The FDA is a flexible device where the main aim is to provide a purely differential output signal centered on a user-configurable, common-mode voltage that is usually matched to the input common-mode voltage required by an analog-to-digital converter (ADC). The circuit used for characterization of the differential-to-differential performance is seen in [Figure 7-1](#)



**Figure 7-1. Differential Source to a Differential Gain of a 1-V/V Test Circuit**

A similar circuit is used for single-ended to differential measurements, as shown in [Figure 7-2](#).



**Figure 7-2. Single-ended Source to Differential Gain of 1-V/V Test Circuit**

The characterization plots fix the  $R_F$  ( $R_{F1} = R_{F2}$ ) value at 2 kΩ, unless otherwise noted. This value can be adjusted to match the system design parameters with the following considerations in mind:


- The current required to drive  $R_F$  from the peak output voltage to the input common-mode voltage add to the overall output load current. If the total current (current through  $R_F$  + current through  $R_L$ ) exceeds the current limit conditions, the device enters a current limit, causing the output voltage to collapse.
- High feedback resistor values ( $R_F > 100$  kΩ) interact with the amplifier input capacitance to create a zero in the feedback network. Compensation must be added to account for potential source of instability; see the [TI Precision Labs FDA Stability Training](#) for guidance on designing an appropriate compensation network.

## 8 Detailed Description

### 8.1 Overview

The THP210 is a low-noise, low-distortion fully-differential amplifier (FDA) that features Texas Instrument's super-beta bipolar input devices. Super-beta input devices feature very low input bias current as compared to standard bipolar technology. The low input bias current and current noise makes the THP210 an excellent choice for high-performance applications that require low-noise, differential-signal processing without significant current consumption. This device is also designed for analog-to-digital input circuits that require low offset and low noise in a single fully-differential amplifier. The THP210 features high-voltage capability, which allows the device to be used in  $\pm 15\text{-V}$  supply circuits without any additional voltage clamping or regulators. Because this device is unity-gain stable, the device allows high-voltage input signals to be attenuated to the low-voltage ADC domain without requiring additional compensation techniques.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Super-Beta Input Bipolar Transistors

The THP210 is designed on a modern bipolar process that features TI's super-beta input transistors. Traditional bipolar transistors feature excellent voltage noise and offset drift, but suffer a tradeoff in high input bias current ( $I_B$ ) and high input bias current noise. Super-beta transistors offer the benefits of low voltage noise and low offset drift with an order of magnitude reduction in input bias current and reduction in input bias current noise. For many filter circuits, input bias current noise can dominate in circuits where higher resistance input resistors are used. The THP210 enables a fully-differential, low-noise amplifier design without restrictions of low input resistance at a power level unmatched by traditional single-ended amplifiers.

#### 8.3.2 Power Down

The THP210 features a power-down circuit to disable the amplifier when a low-power mode is required by the system. In the power-down state, the amplifier outputs are in a high-impedance state, and the amplifier total quiescent current is reduced to less than 20  $\mu\text{A}$ .



### 8.3.3 Flexible Gain Setting

The THP210 offers considerable flexibility in the configuration and selection of resistor values. Low input bias current and bias current noise allows for larger gain resistor values with minimal impact to noise or offset, see [セクション 9.1.3](#) for more details.


The design starts with the selection of the feedback resistor value. The 2-k $\Omega$  feedback resistor value used for the characterization curves is a good compromise among power, noise, and phase margin considerations. With the feedback resistor values selected (and set equal on each side), the input resistors are set to obtain the desired gain, with input impedance also set with these input resistors. Differential I/O designs provide an input impedance that is the sum of the two input resistors. Single-ended input to differential output designs present a more complicated input impedance. Most characteristic curves implement the single-ended to differential design as the more challenging requirement over differential-to-differential I/O designs.

### 8.3.4 Amplifier Overload Power Limit

During overload or fault conditions, many bipolar-based amplifiers draw significant (three to five times) quiescent current if the output voltage is clipped (meaning the output voltage becomes limited by the negative or positive supply rail).

The primary cause for this condition is that common-emitter output stages can consume excessive base current (up to 100x) when overdriven into saturation. In addition, the overload condition causes the feedback to be broken, which causes the slew boost to be permanently on. Depending on the slew boost circuit, this increases the tail current up to 4x.

The THP210 has an intelligent overload detection scheme that eliminates this problem, meaning that there is virtually no additional current consumption in the case of an overload event, represented in [図 8-1](#). The protection circuit continuously monitors both the input and output stages of the amplifier. [図 8-1](#) shows a measurements of the overload power limit behavior. If a large input voltage step (referred to as  $\Delta V_{IN}$ ) is detected, the protection circuit checks for the presence of a rapid change in the voltage at the output (referred to as  $\Delta V_O$ ). If the output is not changing because the output is clipped at supply rail, the protection circuit disables the slew-boost circuit and limit the base current of the predriver to prevent output saturation. After the overload condition is removed, the amplifier rapidly recovers to normal operating condition. [図 8-1](#) indicates that in case of an overloaded output the current consumption at the supply pins (referred to  $I_{(VS+)}$  and  $I_{(VS-)}$ ) does not exceed the limitations, and quickly recovers as soon as the overload condition has been removed.



**図 8-1. Supply Current Change With Overloaded Outputs**

### 8.3.5 Unity Gain Stability

The stability of the amplifiers is of key importance when designing application circuits with fully differential amplifiers. This stability becomes especially important when driving capacitive loads, such as the input for successive-approximation-register (SAR) analog-to-digital converters (ADCs). A trade-off is made between the bandwidth of an amplifier and keeping power consumption low; in many cases, FDAs are not unity gain stable. Currently, many FDAs are primarily designed to support high-speed ADCs, and thus, are typically decompensated. This decompensation comes with the drawback that the noise performance degrades because of noise gain peaking. Additional components and compensation techniques are required to handle these challenges and prevent potential instability of the FDA. For detailed analysis of how stability is defined and affected, see [TI Precision Labs – Fully Differential Amplifiers – FDA Stability and Simulating Phase Margin](#).

The THP210 is unity-gain stable; therefore, this device can be used in gain configurations with gains  $> 1$ , and also in attenuating configurations with gains  $< 1$ , without requiring compensation techniques and sacrificing dynamic performance. This device can be of prime use for applications that need to interface large input signals to the low-voltage ADC domain.

### 8.4 Device Functional Modes

The THP210 has two functional modes: normal operation and power-down. The power-down state is enabled when the voltage on the power-down pin is lowered to less than the power-down threshold. In the power-down state, the quiescent current is significantly reduced, and the output voltage is high-impedance. This high impedance can lead to the input voltages (VIN+ and VIN–) separating.

Internal ESD protection diodes remain present across the input pins in both operating and power-down mode. Large input signals during disable can forward-bias the ESD protection diodes, thus producing a load current in the supply, even in power-down. See [セクション 9.1.5](#) for guidance on power-down operation.

The V<sub>OCM</sub> control pin sets the output average voltage. If left open, V<sub>OCM</sub> defaults to an internal midsupply value. Driving this high-impedance input with a voltage reference within the valid range sets a target for the internal V<sub>CM</sub> error amplifier. If floated to obtain a default midsupply reference for V<sub>OCM</sub>, an external decoupling capacitor must be added on the V<sub>OCM</sub> pin to reduce the otherwise high output noise for the internal high-impedance bias.

## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

Most applications for the THP210 strive to deliver the best dynamic range in a design that delivers the desired signal processing along with adequate phase margin for the amplifier. The following sections detail some of the design issues with analysis, and guidelines for improved performance.

#### 9.1.1 I/O Headroom Considerations

The starting point for most designs is to assign an output common-mode voltage for the THP210. For ac-coupled signal paths, this voltage is often the default midsupply voltage to retain the most available output swing around the voltage centered at the  $V_{OCM}$  voltage. For dc-coupled signal paths, set this voltage to minimum of  $V_{VS\pm} \pm 2$  V at  $V_S = \pm 18$  V and  $V_{VS\pm} \pm 1$  V at  $V_S = \pm 2.5$  V respectively. For precision ADC drivers, this output becomes the input common mode voltage of the ADC.

From the target output  $V_{OCM}$ , the next step is to verify that the desired output differential peak-to-peak voltage ( $V_{OPP}$ ) stays within the supplies. For any desired differential  $V_{OPP}$ , make sure that the absolute maximum voltage at the output pins swings with 式 1 and 式 2 and confirm that these expressions are within the supply rails minus the output headroom required for the RRO device.

$$V_{Omax} = V_{OCM} + \frac{V_{OPP}}{2} \quad (1)$$

$$V_{Omin} = V_{OCM} - \frac{V_{OPP}}{2} \quad (2)$$

Most designs do not run into an input range limit. However, using the approach shown in this section can allow a quick assessment of the input  $V_{ICM}$  range under the intended full-scale output condition. The [TINA-TI™ simulation software](#) can be used to plot the input voltages under the intended swings and application circuit to verify that there is no limiting from this effect. Increasing the positive and negative supplies slightly in simulation is an easy way to discover the simulated swings that might be going out of range.

#### 9.1.2 DC Precision Analysis


##### 9.1.2.1 DC Error Voltage at Room Temperature

Good dc linearity allows the designer to minimize the total dc output error of the system. In particular, this error divides into two contributions: the initial error at the normal operating condition of 25°C, and the drift error over temperature. The main sources of these errors typically arise from:


- Voltage error due to the input offset voltage ( $V_{IO}$ )
- Voltage error due to noninverting and inverting bias current ( $I_{B-}$ ,  $I_{B+}$ )
- The common-mode rejection ratio (CMRR) of the FDA
- Voltage error due to mismatch between input and output common-mode voltages ( $V_{VOCM} - V_{ICM}$ )

One major source of error comes from the effect of mismatched resistor values and the ratios on the two sides of the FDA. For this analysis, this error term is neglected. The effects are described separately in [セクション 9.1.4](#).

The THP210 super-beta input device features extremely-low input bias current, trimmed low input offset voltage, and the lowest offset drift over the full temperature operating range. These features allow the device to produce a negligible initial error band at 25°C, but also exceptional robust behavior over temperature. The red curve in [Figure 9-1](#) showcases a simulation of the total dc error voltage at 25°C versus different gain configurations based on the application configuration shown in [Figure 9-2](#).



**Figure 9-1. TINA-TI™ Software Simulation of DC Error Voltage at Different Gain Settings (Variable  $R_2$ )**



**Figure 9-2. FDA DC Error Model**

One use case at a differential input voltage of  $V_{ID} = 200$  mV and a gain of 5 V/V (that corresponds to  $R_2 = 5$  kΩ) reveals that the initial dc error of the THP210 is 4.5  $\mu$ V. A comparable FDA2 with  $V_{IO} = 200$   $\mu$ V,  $I_B = 650$  nA, and  $I_{IO} = 30$  nA results in a 2.22-mV dc error voltage that results in a factor of approximately 500 higher dc error.


In addition, [Figure 9-3](#) shows that the absolute dc accuracy of the THP210 nearly adds an error voltage on the system. The dominant factors for the initial error band are mainly due to the feedback resistor mismatch that is not considered in the simulation plot.

### 9.1.2.2 DC Error Voltage Over Temperature

The THP210 offers excellent dc accuracy at room temperature. In many applications, calibration techniques are used to minimize the initial dc error; however, performing calibration over temperature is time-consuming and expensive.

The advanced drift specification of the THP210 helps to further mitigate the system error over temperature. [Figure 9-3](#) depicts the total error voltage at these given conditions:

- Circuit configuration as shown in [Figure 9-2](#)
- Temperature range from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Resistor tolerance of 1%



**Figure 9-3. Calculation of Error Voltage Over Temperature at Different Gain Settings (Variable  $R_2$ )**


The main contributors that are considered in this analysis are offset voltage drift, offset current drift, and bias current drift. As a result of the ultra-low bias current drift of  $15 \text{ pA}/^{\circ}\text{C}$ , the impact of higher gain resistors and resistor tolerances marginally affects the error voltage with the THP210.

A use case at a gain of 5 V/V shows that the total dc error over temperature of the THP210 is at  $66 \text{ } \mu\text{V}$ , which is at least a factor of 10 smaller compared to existing, state-of-the-art FDAs.

### 9.1.3 Noise Analysis

An accurate output-noise calculation allows the designer to compare the performance of alternate FDA solutions. The combination of differential spot noise at the output pins of the FDA with any passive filtering to the ADC enables an accurate signal-to-noise ratio (SNR) calculation. This chapter incorporates key elements for an output noise analysis.

The first step in the output noise analysis is to reduce the application circuit to the simplest form with equal feedback and gain setting elements to ground. [Figure 9-4](#) shows the simplest analysis circuit with the FDA. This circuit considers the thermal resistor noise terms of the external feedback network and the intrinsic input voltage and current noise terms.



**Figure 9-4. FDA Noise Analysis Circuit**

The noise powers are shown in [Figure 9-4](#) for each term. When the  $R_F$  and  $R_G$  (or  $R_I$ ) terms are matched on each side, the total differential output noise is the root sum squared (RSS) of these separate terms.



Using  $NG \equiv 1 + R_F / R_G$  as the noise gain, the total output noise density is given by [Equation 3](#). Each resistor noise term is a  $4kT \times R$  power ( $4kT = 1.6E-20$  J at 290 K).

$$e_o = \sqrt{(e_{ni}NG)^2 + 2(i_n R_F)^2 + 2(4kTR_F NG)} \quad (3)$$

where:

- $e_{ni}$  is the differential input spot noise times the noise gain.
- $i_n \times R_F$  is the input current noise terms times the feedback resistor.  
Because there are two uncorrelated current noise terms, the power is two times one of them.
- $e_{nRF}$  is the thermal output noise resulting from both the  $R_F$  and  $R_G$  resistors at twice the value for the output noise power of each side added together.

Figure 9-5 and Figure 9-6 provide a graphical comparison of the described noise densities versus different gain settings. Each of the contributors are separately showcased in the graphs. As expected, lower feedback resistors (in this case, 2 kΩ) show that the dominant factor of the total output noise is the intrinsic voltage noise of the FDA (at gains > 2). For smaller gain settings, the thermal noise of the feedback resistors is dominating.



The advancement of the THP210 can be seen at higher feedback resistors (in this case 10 kΩ). Many FDAs exhibit an input current noise density in the range of some  $\text{pA}/\sqrt{\text{Hz}}$  that, in cases for higher feedback resistors, dictate the noise behavior. As a result of the superior current noise density of  $300 \text{ fA}/\sqrt{\text{Hz}}$  of the THP210, the overall output noise is mainly dominated by the thermal noise of the resistors (here, up to gains of approximately 15).

The total output voltage noise density is important when using FDAs as ADC input driver stages. To evaluate the compatibility between the input driver and the ADC from a noise perspective, compare the calculated RMS output noise of the FDA with the least-significant bit (LSB) of the desired ADC application, in respect to the effective number of bits (ENOB). [セクション 9.2.2](#) shows measurements of the THP210 in combination with state-of-the-art SAR ADCs, and indicates the performance that is achieved.

#### 9.1.4 Mismatch of External Feedback Network

The common-mode rejection ratio (CMRR) is one of the key elements when designing with fully differential amplifiers. Although FDAs are designed to provide the best CMRR performance, poor selection of external gain setting resistors, as well as careless board layout techniques, significantly degrade CMRR performance.


In an ideal world, the resistors in a typical circuit, as shown in the test circuit [Figure 7-1](#), are chosen to be  $R_{F1} / R_{F2} = R_{I1} / R_{I2}$ . Mismatch between these ratios causes the differential output to depend on the input common-mode voltage ( $V_{VOCM}$ ), and that in turn produces an offset and excess noise on the differential output. As mentioned in the previous section, the mismatch of the external resistor network primarily contributes to the dc error. Generally, a resistor mismatch of 0.1% and a ratio of 1 V/V results in a CMRR of 60 dB. The natural degradation of the external resistor network is minimized by the following guidelines:

- Consider input impedance matching, as shown in the [Input impedance matching with fully differential amplifiers technical brief](#).
- Follow layout guidelines, as provided in [セクション 11.1](#).
- Use compensation techniques, as described in the [Improving PSRR and CMRR in Fully Differential Amplifiers application report](#)

Despite the mismatch of the external feedback network, the internal common-mode feedback amplifier regulates the outputs to remain balanced in amplitude and remain 180° out of phase. The output balance performance stays unaffected by the CMRR degradation.

### 9.1.5 Operating the Power-Down Feature

The power-down feature on the THP210 puts the device into a low power-consumption state, with quiescent current minimized. To force the device into the low-power state, drive the  $\overline{\text{PD}}$  pin lower than the power-down threshold voltage ( $V_{\text{VS}+} - 2 \text{ V}$ ). Driving the  $\overline{\text{PD}}$  pin lower than the power-down threshold voltage forces the internal logic to disable both the differential and common-mode amplifiers. The PD pin has an internal pullup current that allows the pin to be used in an open-drain MOSFET configuration without an additional pullup resistor, as seen in [Figure 9-7](#). In this configuration, the logic level can be referenced to the MOSFET, and the voltage at the  $\overline{\text{PD}}$  pin is level-shifted to account for use with high supply voltages. Be sure to select an N-type MOSFET with a maximum  $B_{\text{VDS}}$  greater than the total supply voltage.



**Figure 9-7. Power-Down ( $\overline{\text{PD}}$ ) Pin Interface With Low-Voltage Logic Level Signals**

For applications that do not use the power-down feature, tie the  $\overline{\text{PD}}$  pin to the positive supply voltage.

When  $\overline{\text{PD}}$  is low (device is in power down) the output pins are in a high-impedance state.

### 9.1.6 Driving Capacitive Loads

In most ADC applications, an FDA is required to drive capacitive load of an RC charge kickback filter. Other applications may require some other next-stage devices to be driven. The strong output stage of the THP210 drives higher capacitive loads compared to other FDAs. [Figure 6-25](#) implies that the small-signal overshoot is less than 20% at a direct capacitive load connection of 140 pF. To help avoid instability and drive higher capacitive loads, add a small resistor (referred to as isolation resistor  $R_{\text{ISO}}$  in both this plot and [Figure 6-26](#)) at the outputs of the THP210 before the capacitive load.



### 9.1.7 Driving Differential ADCs

The THP210 provides a differential output interface to drive a variety of modern, high-performance ADCs. The following section describes the key elements that must be considered when designing a differential input driver for SAR ADCs.

#### 9.1.7.1 RC Filter Selection (Charge Kickback Filter)

The sample-and-hold operating behavior of SAR ADCs causes charge transients at the input stage, and thus to the output stage of the amplifier. The RC filter helps to attenuate the sampling charge injection from the switched capacitor input stage of the ADC. A careful design is critical to meet linearity and noise performance of the ADC.

Figure 9-8 and Figure 9-9 show a single-ended and differential filter approach, respectively.




Figure 9-8. Single-Ended Filter




Figure 9-9. Differential Filter

Choose the capacitor to be at least 10 times larger than the specified value of the SAR ADC sampling capacitor. A trade-off must be considered for the isolation resistor, where a higher damping effect is achieved at higher values, and lower value provide better THD at the input of the ADC. To select the best RC combination, use the [Analog Engineering Tool](#).

One important element to consider is that the small-signal bandwidth of the FDA ( $f_{SSBW\_FDA}$ ) determines what the cutoff frequency of the RC filter combination can be driven at the inputs of the ADC. Depending whether a single-ended filter or a differential filter is used the minimum required small-signal bandwidth of the FDA ( $f_{SSBW\_FDA}$ ) can be estimated by Equation 4:

$$f_{SSBW\_FDA} > \frac{1}{2\pi \cdot SEL \cdot R_F \cdot C_F} \quad (4)$$

where:

- SEL = 1 for single-ended filter, SEL = 2 for differential filter

Driving higher capacitive loads degrades the phase margin of the FDA, and causes instability issues. Best practice is to perform a SPICE simulation using [TINA-TI™ simulation software](#) to confirm that the desired circuit is stable; that is, the FDA has more than a 45° phase margin.

### 9.1.7.2 Settling Time Driving the ADC Sample-and-Hold Operating Behavior

The RC filter between the amplifier and the ADC helps the amplifier drive the sampling capacitor during charging (acquisition) and discharging (conversion) times. During the acquisition time, if the amplifier has a load transient at the output, the time needed to recover (or settle) is commonly defined as the settling time. Typically, to achieve minimal distortion, the end value to settle is within ½ of the ADC least significant bit (LSB).

The specified settling time of the FDA is the time required for the amplifier to recover from transients caused at the THP210 output. Although the frequency response characteristics impact the settling time of the ADC application, these characteristics are not the key element to consider. The settling time of the FDA to react to load transients depends primarily on the output impedance of the amplifier at the required signal bandwidth. 式 5 calculates the settling time, considering the time constant of the RC combination:

$$t_{\text{settle}} = -\ln\left(\frac{1}{2^N \times \text{SET}}\right) \times \tau \quad (5)$$

where:

- N is the number of bits in the ADC application
- $\tau$  equals  $R_F \times C_F$
- SET = 2 for a settling of ½ LSB, SET = 4 for a settling of ¼ LSB, and so on.

In order to verify whether the chosen RC filter combination fulfills the settling behavior, simulate the desired circuit with [TINA-TI™ simulation software](#).

### 9.1.7.3 THD Performance

The input driver and the ADC both introduce harmonic distortion in the data acquisition block that generates undesired signals in the output harmonically related to the input signal. Total harmonic distortion (THD) can be very important in applications measuring ac signals. However, there are also ADC dc-measurement applications that are only concerned with SNR and linearity. To make sure that the total system distortion performance is not dominated by the front-end stage, the distortion of the driver circuitry must be at least 10 dB less than the distortion of the ADC, as shown in 式 6:

$$\text{THD}_{\text{FDA}} \leq \text{THD}_{\text{ADC}} - 10 \text{ dB} \quad (6)$$

The harmonic distortion of an FDA mainly relates to the open-loop linearity in the output stage corrected by the loop gain at the fundamental frequency. When the total load impedance decreases, including the effect of the feedback resistors loadings, the output stage open-loop linearity degrades, and thus worsens the harmonic distortion, as seen in 図 6-10.

Another effect that results from the RC filter is that the load impedance changes over frequency, which also influences the THD.

An additional dependency is given by the output voltage swing. Increasing the output voltage swing increases the nonlinearities of the open-loop output stage, thus degrading the harmonic distortion.


In summary, the harmonic distortion is negatively affected not only with decreasing load impedance and increasing output voltage swing, but also with increasing noise gain.

セクション 9.2.2 provides an measurement results of the THD performance using the THP210 and the ADS891x ADC series.

## 9.2 Typical Applications

### 9.2.1 MFB Filter

A common application use case for fully-differential amplifiers is to easily convert a single-ended signal into a differential signal to drive a differential input source, such as an ADC or class D amplifier. [Figure 9-12](#) shows an example of the THP210 used to convert a single-ended, low-voltage signal source, such as a small electric microphone, and deliver a low-noise differential signal that is common-mode shifted to the center of the ADC input range. A multiple-feedback (MFB) configuration is used to provide a Butterworth filter response, giving a 40-dB/decade cutoff with a –3-dB frequency of 30 kHz.



**Figure 9-10. Example 30-kHz Butterworth Filter**

#### 9.2.1.1 Design Requirements

The requirements for this application are:

- Single-ended to differential conversion
- 5-V/V gain
- Active filter set to a Butterworth, 30-kHz response shape
- Output RC elements set by SAR input requirements (not part of the filter design)
- Filter element resistors and capacitors are set to limit added noise over the THP210


#### 9.2.1.2 Detailed Design Procedure

The design proceeds using the techniques and tools suggested in the [Design Methodology for MFB Filters in ADC Interface Applications application note](#). The process includes:

- Scale the resistor values to not meaningfully contribute to the output noise produced by the THP210.
- Select the RC ratios to hit the filter targets when reducing the noise gain peaking within the filter design.
- Set the output resistor to 10 Ω into a 1-nF differential capacitor.
- Add 47-pF common-mode capacitors to the load capacitor to improve common noise filtering.
- Inside the loop, add 20-Ω output resistors after the filter feedback capacitor to increase the isolation to the load capacitor.

### 9.2.1.3 Application Curve

The gain and phase plots are shown in [Figure 9-11](#). The MFB filter features a Butterworth responses feature very flat passband gain, with a 2-pole rolloff at 30 kHz to eliminate any higher-frequency noise from contaminating the signal chain and potentially alias back into the desired band.




**Figure 9-11. Gain and Phase Plot for a 30-kHz Butterworth Filter**

## 9.2.2 ADS891x With Single-Ended RC Filter Stage

The application circuit in [Figure 9-12](#) shows the schematic of a complete reference driver circuit that generates a full-scale range of 4.5 V at the ADC using a unipolar supply voltage of 5 V. This circuit is used to measure the driving capability of the THP210 with the different variants of the ADS891x ADC.

To test the complete dynamic range of the circuit, the common-mode voltage  $V_{OCM}$  of the input of the ADC is established at a value of  $V_{REF} / 2$ . To exclude distortion caused by reference voltage  $V_{REF}$  and common-mode voltage  $V_{OCM}$  of the ADC, the test circuit uses the low-noise OPA2625 in an inverting gain configuration for  $V_{OCM}$ , and the high-precision, low-noise REF5050 for  $V_{REF}$ . See the [ADS8910BEVM-PDK user's guide](#) for more details.



**Figure 9-12. Driving ADS891x With Single-Ended RC Filter Stage**

### 9.2.2.1 Design Requirements

The requirements for this application are:

- Differential to differential conversion
- Unipolar supply voltage of 5 V
- Full-scale range of ADC of  $FSR = \pm 4.5$  V
- Input signal amplitude of  $V_{REF} - 0.4$  dB
- Driver configuration in unity-gain buffer configuration (1-V/V gain)
- Circuit bandwidth  $f_{(-3dB)} = 935$  kHz
- Output RC elements set by SAR input requirements


### 9.2.2.1.1 Measurement Results

The THP210 and the filter combination listed in [セクション 9.2.2.1](#) allow for the best trade-off between harmonic distortion and maintaining stability of the FDA. [表 9-1](#) and [図 9-13](#) through [図 9-15](#) showcase the device performance.


**表 9-1. THP210 + ADS891x: FFT Data Summary**

ADC VERSION	ADC SPECIFICATION	SAMPLING RATE	SNR	THD <sup>(1)</sup>	SINAD
ADS8910B	1-MSPS max, 18 bit	800 kSPS	100.37 dB	–118.4 dB	100.31 dB
ADS8912B	500 kSPS, 18 bit	500 kSPS	100.4 dB	–118.44 dB	100.33 dB
ADS8914B	250 kSPS, 18 bit	250 kSPS	100.37 dB	–118.72 dB	100.33 dB


- (1) THD can further be improved by providing a bipolar power supply for more headroom for the negative voltage swing. In the given circuit, a negative supply of  $V_{S-} = 0.23$  V improved the THD to –120.5 dB.



**図 9-13. Noise Performance FFT Plot:  
THP210 + ADS8910B, 800 kSPS, 18-Bit**



**図 9-14. Noise Performance FFT Plot:  
THP210 + ADS8912B, 500 kSPS, 18-Bit**




**図 9-15. Noise Performance FFT Plot:  
THP210 + ADS8914B, 250 kSPS, 18-Bit**

### 9.2.3 Attenuation Configuration Drives the ADS8912B

Many applications require to level-shift high-voltage input signals down to the lower-voltage ADC domain. [Figure 9-16](#) shows an example of the THP210 used to attenuate a  $\pm 10\text{-V}$  differential signal to drive a differential SAR ADC with full-scale range of  $\pm 4.5\text{V}$ . The common-mode voltage is shifted to the center of the ADC input range. A multiple-feedback (MFB) configuration as described in [Section 9.2.1](#) is used to provide a Butterworth filter response, giving a 40-dB/decade roll-off with a  $-3\text{-dB}$  frequency of 100 kHz. The THP210 is powered with a 5-V supply and a  $-0.232\text{-V}$  negative supply generated by the low-noise negative bias generator (LM7705) allowing additional headroom for output swing to GND with ultra-low distortion. Alternatively, the THP210 can be powered using a unipolar 5-V supply with good distortion performance.

The circuit is able to drive the [ADS8912B](#) 18-Bit SAR ADC at full throughput of 500-kSPS.



**Figure 9-16. Driving ADS8912B in Attenuation Configuration of 0.4333 V/V**

#### 9.2.3.1 Design Requirements

The requirements for this application are:

- Differential to differential conversion
- Second order Butterworth filter with corner frequency of 100 kHz, offering flat frequency response
- Circuit accepts fully differential input signal of  $V_{diff} = \pm 10\text{ V}$
- Circuit Attenuation is set to 0.433 V/V ( $-7.273\text{ dB}$ )
- Full-scale range of ADC of  $FSR = \pm 4.5\text{ V}$
- Filter elements set to limit added noise over THP210 while maintaining circuit stability
- Output RC elements set by SAR input requirements


For a detailed design procedure, see [Section 9.2.1.2](#).

### 9.2.3.1.1 Measurement Results

Figure 9-17 and Figure 9-18 showcases the measured performance of the discussed circuit with SNR and THD results.


**表 9-2. THP210 + ADS8912B in Attenuation – FFT Data Summary**

ADC VERSION	ADC SPECIFICATION	SAMPLING RATE	INPUT SIGNAL	SNR	THD
ADS8912B	500 kSPS, 18 bit	500 kSPS	$f_{IN} = 2$ kHz	100.4 dB	-124.2 dB
ADS8912B	500 kSPS, 18 bit	500 kSPS	$f_{IN} = 10$ kHz	99.1 dB	-120.4 dB



$f_{IN} = 10$  kHz, 99.1-dB SNR, -120.4-dB THD

**Figure 9-17. Noise Performance FFT:  
THP210 + ADS8914B in Attenuation,  
500 kSPS, 18 Bit,  $f_{IN} = 10$  kHz**



$f_{IN} = 2$  kHz, 100.4-dB SNR, -124.2-dB THD

**Figure 9-18. Noise Performance FFT:  
THP210 + ADS8914B in Attenuation,  
500 kSPS, 18 Bit,  $f_{IN} = 2$  kHz**

## 10 Power Supply Recommendations

The THP210 operates from supply voltages of 3.0 V to 36 V ( $\pm 1.5$  V to  $\pm 18$  V for dual supply). Connect ceramic bypass capacitors from both VS+ and VS– to GND.




## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Board Layout Recommendations

- Keep differential signals routed together to minimize parasitic impedance mismatch.
- Connect a 0.1- $\mu$ F capacitor to the supply nodes through a via.
- If no external voltage is used, connect a 0.1- $\mu$ F capacitor to the V<sub>OCM</sub> pin.
- Keep any high-frequency nodes that can couple through parasitic paths away from the V<sub>OCM</sub> node.
- Clean the printed circuit board (PCB) after assembly to minimize any leakage paths from excess flux into the V<sub>OCM</sub> node.

#### 11.2 Layout Example



**11-1. Example Layout**

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

- [THP210 TINA-TI™ Simulation Software model](#)
- [TINA-TI Gain of 0.2 100kHz Butterworth MFB Filter](#)
- [TINA-TI 100kHz MFB filter LG test](#)
- [TINA-TI Differential Transimpedance LG Sim](#)

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [INA188 Precision, Zero-Drift, Rail-to-Rail Out, High-Voltage Instrumentation Amplifier data sheet](#)
- Texas Instruments, [OPAx192 36-V, Precision, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp with e-trim™ data sheet](#)
- Texas Instruments, [OPA161x SoundPlus™ High-Performance, Bipolar-Input Audio Operational Amplifiers data sheet](#)
- Texas Instruments, [Design Methodology for MFB Filters in ADC Interface Applications application report](#)
- Texas Instruments, [Design for Wideband Differential Transimpedance DAC Output application report](#)

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.7 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">THP210DGKR</a>	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1237
THP210DGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1237
<a href="#">THP210DGKT</a>	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1237
THP210DGKT.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1237
THP210DGKTG4	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1237
THP210DGKTG4.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1237
<a href="#">THP210DR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	THP210
THP210DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	THP210
THP210DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	THP210
THP210DRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	THP210

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THP210DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THP210DGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THP210DGKTG4	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THP210DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THP210DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THP210DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
THP210DGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
THP210DGKTG4	VSSOP	DGK	8	250	353.0	353.0	32.0
THP210DR	SOIC	D	8	2500	353.0	353.0	32.0
THP210DRG4	SOIC	D	8	2500	353.0	353.0	32.0

**DGK0008A****PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

## SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月