DLPU094 July   2020 DLP5530S-Q1

 

  1.   1
  2.   2
    1.     3
    2.     4
    3.     5
    4.     6
      1.      7
    5.     8
      1.      9
      2.      10
        1.       11
        2.       12
        3.       13
      3.      14
    6.     15
    7.     16
      1.      17
        1.       18
        2.       19
      2.      20
      3.      21
        1.       22
          1.        23
          2.        24
          3.        25
          4.        26
        2.       27
          1.        28
          2.        29
            1.         30
            2.         31
            3.         32
            4.         33
            5.         34
    8.     35
  3.   36

3 DLP5530S-Q1 Chipset Functional Safety Capability

This section summarizes the chipset's functional safety capability.

This chipset:

  • Is a quality managed (QM) device according to ISO 26262
  • FIT rates and failure mode distributions are provided as part of the Functional Safety Analysis Report for customers to calculate random fault integrity metrics
  • TI recommends that this component is integrated into the system through the strategy of "evaluation of hardware element" (ISO 26262-8:2018 clause 13)

NOTE

This component is still undergoing development and its functional safety assessment is not yet complete.