SBOA268A February   2018  – January 2019 OPA1671 , OPA170 , OPA855 , OPA858

 

  1.   1
  2.   2
  3.   Revision History

Design Goals

InputOutputBWSupply
IiMinIiMaxVoMinVoMaxfpVccVee
0 A50 µA0 V5 V10 kHz15 V–15 V

Design Description

The transimpedance op amp circuit configuration converts an input current source into an output voltage. The current to voltage gain is based on the feedback resistance. The circuit is able to maintain a constant voltage bias across the input source as the input current changes which benefits many sensors.

GUID-012C0920-D161-4118-B2B1-86D372761209-low.gif

Design Notes

  1. Use a JFET or CMOS input op amp with low bias current to reduce DC errors.
  2. A bias voltage can be added to the non-inverting input to set the output voltage for 0 A input currents.
  3. Operate within the linear output voltage swing (see Aol specification) to minimize non-linearity errors.

Design Steps

  1. Select the gain resistor.
    R 1 = V oMax - V oMin I iMax = 5 V - 0 V 50 μA = 100
  2. Select the feedback capacitor to meet the circuit bandwidth.
    C 1 1 2 × π × R 1 × f p
    C 1 1 2 × π × 100 × 10 kHz 159 pF 150 pF  (Standard Value)
  3. Calculate the necessary op amp gain bandwidth (GBW) for the circuit to be stable.
    GBW > C i + C 1 2 × π × R 1 × C 1 2 > 6 pF + 150 pF 2 × π × 100 × ( 150 pF ) 2 > 11 . 03 kHz
    where  C i = C s + C d + C cm = 0 pF + 3 pF + 3 pF = 6 pF  given 
    • Cs: Input source capacitance
    • Cd: Differential input capacitance of the amplifier
    • Ccm: Common-mode input capacitance of the inverting input

Design Simulations

DC Simulation Results

GUID-1EC807E1-C185-4D72-8499-D620FC5D68B5-low.gif

AC Simulation Results

GUID-52B197F0-474B-436A-B9C4-5D519CAA2E09-low.gif

Design References

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC501.

See TIPD176.

Design Featured Op Amp

OPA170
Vcc 2.7 V to 36 V
VinCM (Vee–0.1 V) to (Vcc –2 V)
Vout Rail–to–rail
Vos 0.25 mV
Iq 0.11 mA
Ib 8 pA
UGBW1.2 MHz
SR0.4 V/µs
#Channels1, 2, and 4
OPA170

Design Alternate Op Amp

OPA1671
Vcc 1.7 V to 5.5 V
VinCM Rail–to–rail
Vout (Vee+10 mV) to (Vcc-10 mV) at 275 µA
Vos 250 µV
Iq 940 µA
Ib 1 pA
UGBW12 MHz
SR5 V/µs
#Channels1
OPA1671