

## INA117 High Common-Mode Voltage Difference Amplifier

### 1 Features

- Common-mode input range:  $\pm 200V$  ( $V_S = \pm 15V$ )
- Protected inputs:
  - $\pm 500V$  Common-mode
  - $\pm 500V$  Differential
- Unity gain: 0.05% gain error maximum
- Nonlinearity: 0.001% maximum
- CMRR: 70dB minimum

### 2 Applications

- Single multi axis servo drives
- Industrial machine and machine tools
- Semiconductor test and ATE
- Ultrasound scanner

### 3 Description

The INA117 is a precision unity-gain difference amplifier with very high common-mode input voltage range. The INA117 is a single monolithic IC consisting of a precision op amp and integrated thin-film resistor network. The device can accurately measure small differential voltages in the presence of common-mode signals up to  $\pm 200V$ . The INA117 inputs

are protected from momentary common-mode or differential overloads up to  $\pm 500V$ .

In many applications, where galvanic isolation is not essential, the INA117 can replace isolation amplifiers. This design can eliminate costly isolated input-side power supplies and the associated ripple, noise, and quiescent current. The INA117 offers low nonlinearity of 0.001% and a wide bandwidth of 200kHz (CSO: SHE) or 500kHz (CSO: TID) (see specification note in [Section 5](#)).


The INA117 is available in 8-pin plastic mini-DIP and SO-8 surface-mount packages, specified for the  $-40^{\circ}C$  to  $85^{\circ}C$  temperature range.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
INA117P	P (DIP, 8)	6.35mm $\times$ 9.81mm
INA117KU	D (SOIC, 8)	3.91mm $\times$ 4.9mm
INA117KU/2K5		

(1) For more information, see [Section 10](#).

(2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



INA117 D Package Top View




An **IMPORTANT NOTICE** at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>7.1 Application Information</b> .....	<b>9</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Device and Documentation Support</b> .....	<b>19</b>
<b>3 Description</b> .....	<b>1</b>	<b>8.1 Device Nomenclature</b> .....	<b>19</b>
<b>4 Pin Configuration and Functions</b> .....	<b>2</b>	<b>8.2 Documentation Support</b> .....	<b>19</b>
<b>5 Specifications</b> .....	<b>3</b>	<b>8.3 Receiving Notification of Documentation Updates</b> .....	<b>19</b>
5.1 Absolute Maximum Ratings.....	3	8.4 Support Resources.....	19
5.2 ESD Ratings .....	3	8.5 Trademarks.....	19
5.3 Recommended Operating Conditions.....	3	8.6 Electrostatic Discharge Caution.....	19
5.4 Thermal Information.....	3	8.7 Glossary.....	19
5.5 Electrical Characteristics.....	4	<b>9 Revision History</b> .....	<b>20</b>
<b>6 Typical Characteristics</b> .....	<b>6</b>	<b>10 Mechanical, Packaging, and Orderable</b> <b>Information</b> .....	<b>21</b>
<b>7 Application and Implementation</b> .....	<b>9</b>		

## 4 Pin Configuration and Functions



**Figure 4-1. DIP/SO  
INA117P, KU  
Top View**

**Table 4-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
-In	2	I	Inverting input.
+In	3	I	Non-inverting input.
NC	8	—	No internal connection. Can be grounded or disconnected.
Output	6	O	Output of the amplifier.
Ref <sub>A</sub>	5	I	Reference A.
Ref <sub>B</sub>	1	I	Reference B.
V-	4	P	Negative power supply.
V+	7	P	Positive power supply.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

## 5 Specifications

### Note

TI has qualified multiple fabrication flows for this device. Differences in performance are labeled by chip site origin (CSO). For system robustness, designing for all flows is highly recommended. For more information, please see [Section 8.1](#).

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_S$		Dual supply, $V_S = (V+) - (V-)$		$\pm 22$	V
	Signal input pins	Continuous		$\pm 200$	V
		Peak (0.1s)		$\pm 500$	V
	Output short-circuit <sup>(2)</sup>		Continuous		
$T_A$	Operating temperature		-40	85	°C
$T_{stg}$	Storage temperature		-55	125	°C
	Junction temperature			150	°C
	Lead temperature (soldering, 10s)			300	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to  $V_S / 2$ .

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 1500$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
$V_S$	Supply voltage	Single-supply	10	30	36	V
		Dual-supply	$\pm 5$	$\pm 15$	$\pm 18$	
$T_A$	Specified temperature		-40		85	°C

### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA117	INA117	UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	150	80	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 5.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{\text{REF}} = 0\text{V}$ ,  $V_{\text{CM}} = V_S/2$ , and  $G = 1$ , all chips site origins (CSO) (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
<b>INPUT</b>								
$V_{\text{OS}}$	Offset voltage	RTO (P package)	CSO: SHE		120	1000		$\mu\text{V}$
			CSO: TID		350	1000		
	Offset voltage drift	RTO, $T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	CSO: SHE		600	2000		
			CSO: TID		350	2000		
Long term drift					200			$\mu\text{V}/\text{mo}$
PSRR	Power-supply rejection ratio	RTO, $V_S = \pm 5\text{V}$ to $\pm 18\text{V}$			74	90		$\text{dB}$
Common-mode voltage <sup>(1)</sup>					-200		200	$\text{V}$
Differential voltage					-10		10	$\text{V}$
CMRR	Common-mode voltage rejection	DC, $V_{\text{CM}} = -200\text{V}$ to $200\text{V}$	CSO: SHE		70	80		$\text{dB}$
				$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		75		
			CSO: TID		70	100		
				$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$		70		
		AC, $V_{\text{CM}} = -200\text{V}$ to $200\text{V}$	CSO: SHE	60 Hz	66	80		
				500 Hz	90			
			CSO: TID	1 kHz		90		
Differential input impedance					800			$\text{k}\Omega$
	Common-mode input impedance	CSO: SHE			400			$\text{k}\Omega$
		CSO: TID			200			$\text{k}\Omega$
<b>NOISE</b>								
$e_N$	Voltage noise	RTO, $f_B = 0.1\text{Hz}$ to $10\text{Hz}$				25		$\mu\text{V}_{\text{PP}}$
		RTO, $f = 1\text{kHz}$				550		$\text{nV}/\sqrt{\text{Hz}}$
<b>GAIN</b>								
GE	Gain error				$\pm 0.01$	$\pm 0.05$		$\%$
	Gain error drift	$T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$				$\pm 2$		$\text{ppm}/^\circ\text{C}$
	Gain nonlinearity <sup>(2)</sup>	CSO: SHE				$\pm 0.0002$	$\pm 0.001$	$\%$ of FSR
		CSO: TID				$\pm 0.0005$	$\pm 0.001$	
<b>OUTPUT</b>								
	Output voltage	$I_O = 20\text{mA}$ , $-5\text{mA}$	CSO: SHE		10	12		$\text{V}$
		$I_O = \pm 6.75\text{mA}$	CSO: TID		13.5	13.7		
Output impedance					0.01			$\Omega$
$C_L$	Load capacitance	Stable operation	CSO: SHE		1			$\text{nF}$
			CSO: TID		10			
	Short-circuit current	Continuous to $V_S/2$	CSO: SHE		49, -13			$\text{mA}$
			CSO: TID		16, -25			

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 10\text{k}\Omega$ ,  $V_{\text{REF}} = 0\text{V}$ ,  $V_{\text{CM}} = V_S/2$ , and  $G = 1$ , all chips site origins (CSO) (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
<b>FREQUENCY RESPONSE</b>									
BW	Bandwidth, $-3\text{dB}$	CSO: SHE		200		kHz			
		CSO: TID		500					
SR	Slew rate	$V_O = 20V_{\text{pp}}$	CSO: SHE	30		kHz			
		$V_O = 2V_{\text{pp}}$	CSO: TID	32					
t <sub>s</sub>	Settling time	CSO: SHE		1.7	2.6	V/ $\mu\text{s}$			
		CSO: TID		1.7	5				
		To 0.1%, To 0.01%	$V_O = 10\text{V}$ step	6.5		$\mu\text{s}$			
I <sub>Q</sub>	Quiescent current	$V_{\text{IN}} = 0\text{V}$	$V_O = 10\text{V}$ step	10					
			$V_{\text{CM}} = 10\text{V}$ step, $V_{\text{DIFF}} = 0\text{V}$	4.5					
<b>POWER SUPPLY</b>									
I <sub>Q</sub>	Quiescent current	$V_{\text{IN}} = 0\text{V}$	CSO: SHE	1.5	$\pm 2$	$\text{mA}$			
			CSO: TID	0.8	$\pm 2$				

(1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

(2) Specified by wafer test.


## 6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , all chips site origins (CSO) (unless otherwise noted)



CSO: SHE


Figure 6-1. Common-mode Rejection vs Frequency



CSO: TID


$R_L = 2\text{k}\Omega$  connected to ground

Figure 6-2. Common-mode Rejection vs Frequency



CSO: SHE


Figure 6-3. Power-supply Rejection vs Frequency



CSO: TID

$R_L = 2\text{k}\Omega$  connected to ground


Figure 6-4. Positive Power-supply Rejection vs Frequency



CSO: TID

$R_L = 2\text{k}\Omega$  connected to ground

Figure 6-5. Negative Power-supply Rejection vs Frequency




CSO: SHE

Figure 6-6. Positive Common-mode Voltage Range vs Positive Power-supply Voltage


## 6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , all chips site origins (CSO) (unless otherwise noted)




## 6 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , all chips site origins (CSO) (unless otherwise noted)



CSO: SHE

Figure 6-13. Large Signal Step Response



CSO: TID

Figure 6-14. Large Signal Step Response

## 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

Figure 7-1 shows the basic connections required for operation.

Applications with noisy or high-impedance power-supply lines can require decoupling capacitors close to the device pins.

The output voltage is equal to the differential input voltage between pins 2 and 3. The common mode input voltage is rejected.




Figure 7-1. Basic Power and Signal Connections

#### 7.1.1 Common-mode Rejection

Common-mode rejection (CMR) of the INA117 is dependent on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, having low source impedances is important for driving the two inputs. A  $75\Omega$  resistance in series with pin 2 or 3 decreases CMR from 86dB to 72dB.

Resistance in series with the reference pins also degrades CMR. A  $4\Omega$  resistance in series with pin 1 or 5 decreases CMRR from 86dB to 72dB.


Most applications do not require trimming. Figure 7-2 and Figure 7-3 show optional circuits that can be used for trimming offset voltage and common-mode rejection.

### 7.1.2 Transfer Function

Most applications use the INA117 as a simple unity-gain difference amplifier. The transfer function is:

$$V_0 = V_3 - V_2$$

$V_3$  and  $V_2$  are the voltages at pins 3 and 2.



**Figure 7-2. Offset Voltage Trim Circuits**


Some applications, however, apply voltages to the reference terminals (pins 1 and 5). A more complete transfer function is:

$$V_0 = V_3 - V_2 + 20 \times V_5 - 19 \times V_1$$


$V_5$  and  $V_1$  are the voltages at pins 5 and 1.

### 7.1.3 Measuring Current

The INA117 can be used to measure a current by sensing the voltage drop across a series resistor,  $R_S$ . Figure 7-4 shows the INA117 used to measure the supply currents of a device under test. The circuit in Figure 7-5 measures the output current of a power supply. If the power supply has a sense connection, the power supply can be connected to the output side of  $R_S$  to eliminate the voltage-drop error. Another common application is current-to-voltage conversion, as shown in Figure 7-6.




**Figure 7-3. CMR Trim Circuit**




\*Not needed if  $R_S$  is less than 20Ω — see text.

**Figure 7-4. Measuring Supply Currents of Device Under Test**



\* $R_C$  not needed if  $R_S$  is less than 20Ω — see text.

**Figure 7-5. Measuring Power Supply Output Current**



**Figure 7-6. Current to Voltage Converter**

In all cases, the sense resistor imbalances the input resistor matching of the INA117, degrading the CMR. Also, the input impedance of the INA117 loads  $R_S$ , causing gain error in the voltage-to-current conversion. Both of these errors can be easily corrected.

The CMR error can be corrected with the addition of a compensation resistor,  $R_C$ , equal in value to  $R_S$  as shown in [Figure 7-4](#), [Figure 7-5](#), and [Figure 7-6](#). If  $R_S$  is less than  $20\Omega$ , the degradation in CMR is negligible and  $R_C$  can be omitted. If  $R_S$  is larger than approximately  $2k\Omega$ , trimming  $R_C$  can be required to achieve greater than  $86dB$  CMR. This trim is because the actual INA117 input impedances have  $1\%$  typical mismatch. If  $R_S$  is more than approximately  $100\Omega$ , the gain error is greater than the  $0.05\%$  specification of the INA117. This gain error can be corrected by slightly increasing the value of  $R_S$ . The corrected value,  $R'_S$ , can be calculated by:


$$R'_S = \frac{R_S \times 380k\Omega}{380k\Omega - R_S} \quad (1)$$

Example: For a  $1V/mA$  transfer function, the nominal, uncorrected value for  $R_S$  is  $1k\Omega$ . A slightly larger value,  $R'_S = 1002.6\Omega$ , compensates for the gain error due to loading.

The  $380k\Omega$  term in the equation for  $R'_S$  has a tolerance of  $\pm 25\%$ , so sense resistors above approximately  $400\Omega$  can require trimming to achieve gain accuracy better than  $0.05\%$ .

Of course, if a buffer amplifier is added as shown in [Figure 7-7](#), both inputs see a low source impedance, and the sense resistor is not loaded. As a result, there is no gain error or CMR degradation. The buffer amplifier

can operate as a unity gain buffer or as an amplifier with non-inverting gain. Gain added ahead of the INA117 improves both CMR and signal-to-noise. Added gain also allows a lower voltage drop across the sense resistor. The OPA1013 is a good choice for the buffer amplifier since both the input and output can swing close to the negative power supply.



**Figure 7-7. Current Sensing With Input Buffer**

Figure 7-8 shows very high input impedance buffer used to measure low leakage currents. Here, the buffer operational amplifier is powered with an isolated, split-voltage power supply. Using an isolated power supply allows full  $\pm 200\text{V}$  common-mode input range.

#### 7.1.4 Noise Performance

The noise performance of the INA117 is dominated by the internal resistor network. The thermal or Johnson noise of these resistors produces approximately  $550\text{nV}/\sqrt{\text{Hz}}$  noise. The internal op amp contributes virtually no excess noise at frequencies above 100Hz.

Many applications can be satisfied with less than the full 200kHz bandwidth of the INA117. In these cases, the noise can be reduced with a low-pass filter on the output. The two- pole filter shown in Figure 7-9 limits bandwidth to 1kHz and reduces noise by more than 15:1. Since the INA117 has a 1/f noise corner frequency of approximately 100Hz, a cutoff frequency below 100Hz does not further reduce noise.




Figure 7-8. Leakage Current Measurement Circuit







Figure 7-9. Output Filter for Noise Reduction


Figure 7-10. Summing V<sub>x</sub> in Output




**Figure 7-11. Common-mode Voltage Monitoring**




**Figure 7-12. Offsetting or Boosting Common-mode Voltage Range for Reduced Power-supply Voltage Operation**



**Figure 7-13. Battery Cell Voltage Monitor**



**Figure 7-14. Measuring Amplifier Load Current**



**Figure 7-15. AC-coupled INA117**

## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Device Nomenclature

**Table 8-1. Device Nomenclature**

Part Number	Definition
INA117KU	The die is manufactured in CSO: SHE or CSO: TID.
INA117KU/2K5	
INA117P	
INA117AM	The die is manufactured in CSO: SHE.
INA117BM	
INA117SM	
INA117SMQ	

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

- Texas Instruments, [Precision labs series: Instrumentation amplifier](#), videos
- Texas Instruments, [INA149 High common mode voltage difference amplifier](#), data sheet
- Texas Instruments, [Supporting High Voltage Common Mode Using Difference Amplifier](#), application brief

### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 Glossary

#### TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (April 2024) to Revision C (January 2026)</b>	<b>Page</b>
• Added different fabrication process specifications for Bandwidth, -3dB to the <i>Description</i> section.....	1
• Added description of device flow information in the <i>Specifications</i> .....	3
• Added different fabrication process specifications for Offset voltage in the <i>Electrical Characteristics</i> .....	4
• Added all chips site origins (CSO) condition to the typical test conditions in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Offset voltage drift in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Common-mode voltage rejection in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Common-mode input impedance in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Gain nonlinearity in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Output voltage in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Load capacitance in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Short-circuit current in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Bandwidth, -3dB in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Full power bandwidth in the <i>Electrical Characteristics</i> ..	4
• Added different fabrication process specifications for Slew rate in the <i>Electrical Characteristics</i> .....	4
• Added different fabrication process specifications for Quiescent current in the <i>Electrical Characteristics</i> .....	4
• Added typical test conditions in the <i>Typical Characteristics</i> .....	6
• Added all <i>chips site origins</i> (CSO) condition to the typical test conditions in the <i>Typical Characteristics</i> .....	6
• Added CSO: SHE to <i>Common-mode Rejection vs Frequency</i> , <i>Power-supply Rejection vs Frequency</i> , <i>Positive Common-mode Voltage Range vs Positive Power-supply Voltage</i> , <i>Negative Common-mode Voltage Range vs Negative Power-supply Voltage</i> , <i>Small Signal Step Response</i> , and <i>Large Signal Step Response</i> curves in the <i>Typical Characteristics</i> .....	6
• Added <i>Common-mode Rejection vs Frequency</i> , <i>Positive Power-supply Rejection vs Frequency</i> , <i>Negative Power-supply Rejection vs Frequency</i> , <i>Common-mode Voltage Range vs Power-supply Voltage</i> , <i>Small Signal Step Response</i> , <i>Small Signal Step Response vs Capacitive Load</i> , and <i>Large Signal Step Response</i> curves for CSO: TID in the <i>Typical Characteristics</i> .....	6
• Added Part Number flow information table to the <i>Device Nomenclature</i> .....	19

<b>Changes from Revision A (November 2000) to Revision B (April 2024)</b>	<b>Page</b>
• Updated the formatting for tables, figures, and cross-references throughout the document.....	1
• Deleted information about the INA117AM and INA117SM variants throughout this document.....	1
• Changed pin 8 from "Comp" to "NC" in the <i>Description</i> and <i>Pin Configuration and Functions</i> sections.....	1
• Added <i>Package Information</i> table to the <i>Description</i> section.....	1
• Added <i>Pin Functions</i> table.....	2
• Added ESD Ratings table.....	3
• Added single supply specification to <i>Recommended Operating Conditions</i> .....	3
• Added specified temperature range to <i>Recommended Operating Conditions</i> .....	3
• Added $V_{REF} = 0V$ , $V_{CM} = VS/2$ , and $G = 1$ to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and <i>Typical Characteristics</i> for clarity.....	4
• Changed parameter from "Offset voltage vs Temperature" to "Offset voltage drift" in <i>Electrical Characteristics</i> .....	4
• Added test condition of "TA = $-40^{\circ}C$ to $+85^{\circ}C$ " for "Offset voltage drift" in <i>Electrical Characteristics</i> .....	4
• Changed parameter from "Offset Voltage vs Power Supply" to "Power-supply rejection ratio" in <i>Electrical Characteristics</i> .....	4
• Added test condition of "TA = $-40^{\circ}C$ to $+85^{\circ}C$ " for "CMRR" in <i>Electrical Characteristics</i> .....	4

---

• Changed "Common-mode input impedance" typical value from 400k $\Omega$ to 200k $\Omega$ in <i>Electrical Characteristics</i>	4
• Added test condition "TA = -40°C to +85°C" for "Gain error vs temperature" in <i>Electrical Characteristics</i> and renamed to "Gain error drift" for clarity.....	4
• Changed "Gain nonlinearity" typical value from 0.0002% to 0.0005% in <i>Electrical Characteristics</i> .....	4
• Added test condition "Continuous to V <sub>S</sub> /2" to Short-circuit current specification in <i>Electrical Characteristics</i> for clarity.....	4
• Change minimum Slew rate from 2V/ $\mu$ s to 1.7V/ $\mu$ s in <i>Electrical Characteristics</i> .....	4
• Deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i> .....	4
• Deleted <i>Reducing Differential Gain</i> application circuit figure .....	13
• Added <i>Documentation Support</i> and <i>Related Documentation</i> sections.....	19

---

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA117AM	Last Time Buy	Production	TO-99 (LMC)   8	20   TUBE	Yes	Call TI	N/A for Pkg Type	-40 to 85	INA117AM
INA117AM.A	NRND	Production	TO-99 (LMC)   8	20   TUBE	Yes	Call TI	N/A for Pkg Type	-40 to 85	INA117AM
INA117BM	Last Time Buy	Production	TO-99 (LMC)   8	20   TUBE	Yes	Call TI	N/A for Pkg Type	-40 to 85	INA117BM
INA117BM.A	NRND	Production	TO-99 (LMC)   8	20   TUBE	Yes	Call TI	N/A for Pkg Type	-40 to 85	INA117BM
<b>INA117KU</b>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 117KU
INA117KU.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 117KU
<b>INA117KU/2K5</b>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 117KU
INA117KU/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 117KU
<b>INA117P</b>	Active	Production	PDIP (P)   8	50   TUBE	Yes	Call TI   Nipdau	N/A for Pkg Type	-40 to 85	INA117P
INA117P.B	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	INA117P
INA117SM	Last Time Buy	Production	TO-99 (LMC)   8	20   TUBE	Yes	AU	N/A for Pkg Type	-40 to 85	INA117SM
INA117SM.A	NRND	Production	TO-99 (LMC)   8	20   TUBE	Yes	AU	N/A for Pkg Type	-40 to 85	INA117SM
INA117SMQ	Last Time Buy	Production	TO-99 (LMC)   8	20   TUBE	Yes	AU	N/A for Pkg Type	-40 to 85	INA117SMQ
INA117SMQ.A	NRND	Production	TO-99 (LMC)   8	20   TUBE	Yes	AU	N/A for Pkg Type	-40 to 85	INA117SMQ

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

---

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA117KU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA117KU/2K5	SOIC	D	8	2500	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA117AM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117AM.A	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117BM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117BM.A	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117KU	D	SOIC	8	75	506.6	8	3940	4.32
INA117KU.B	D	SOIC	8	75	506.6	8	3940	4.32
INA117P	P	PDIP	8	50	506	13.97	11230	4.32
INA117P.B	P	PDIP	8	50	506	13.97	11230	4.32
INA117SM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117SM.A	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117SMQ	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117SMQ.A	LMC	TO-CAN	8	20	532.13	21.59	889	NA

# PACKAGE OUTLINE

LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



4220610/B 09/2024

## NOTES:


1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pin numbers shown for reference only. Numbers may not be marked on package.
4. Reference JEDEC registration MO-002/TO-99.

# EXAMPLE BOARD LAYOUT


LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE




4220610/B 09/2024



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001 variation BA.

4040082/E 04/2010

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025