

# Application Note

## Digital Isolator Design Guide



### ABSTRACT

This design guide helps system designers of galvanically isolated systems to begin designing with TI's broad portfolio of [digital isolators](#) and isolated functions in the shortest time possible. This portfolio includes the [ISO78xx](#) family of 5.7-kVrms reinforced digital isolators, the [ISO67xx](#) and [ISO77xx](#) family of 5-kVrms digital isolators, the [ISO73xx](#) family of 3-kVrms digital isolators, and the [ISO71xx](#) family of 2.5-kVrms digital isolators, among others. This document explains the basic operating principle of an isolator, suggests where to place it within a system design, and recommends guidelines for an electromagnetic compatible (EMC) circuit-board design. When looking for a reliable and robust upgrade to your optocoupler designs, consider TI's pin-to-pin [opto-emulator](#) products.

Further information is available in the respective product data sheets and the EVM manuals.

### Table of Contents

<b>1 Operating Principle</b> .....	3
1.1 Edge-Based Communication.....	3
1.2 On-Off Keying (OOK) Based Communication.....	4
<b>2 Typical Applications for Digital Isolators and Isolated Functions</b> .....	5
<b>3 Digital Isolator Selection Guide</b> .....	8
3.1 Parameters of Interest.....	8
3.2 Isolator Families.....	9
<b>4 PCB Design Guidelines</b> .....	10
4.1 PCB Material.....	10
4.2 Layer Stack.....	10
4.3 Creepage Distance.....	10
4.4 Controlled Impedance Transmission Lines.....	11
4.5 Reference Planes.....	13
4.6 Routing.....	14
4.7 Vias.....	15
4.8 Decoupling Capacitors.....	17
<b>5 Summary</b> .....	19
<b>6 References</b> .....	19
<b>7 Revision History</b> .....	19

### List of Figures

Figure 1-1. Conceptual Block Diagram of Edge-Based Architecture.....	3
Figure 1-2. Conceptual Block Diagram of On-Off Keying (OOK) Architecture.....	4
Figure 1-3. Representative Signal in OOK Architecture.....	4
Figure 2-1. Example Isolator in a 16-Pin Package.....	5
Figure 2-2. Isolated SPI Interface.....	6
Figure 2-3. Isolated RS-232 Interface.....	6
Figure 2-4. Isolated RS-485 Interface.....	7
Figure 2-5. Integrated Isolated RS-485 Interface.....	7
Figure 4-1. Recommended Layer Stack.....	10
Figure 4-2. Groove Cutting Extends Effective Creepage Distance.....	11
Figure 4-3. Source Impedance Matching: $Z_0 \sim r_0$ .....	11
Figure 4-4. Isolator Output Characteristic.....	11
Figure 4-5. Characteristic Impedance as a Function of the w/h Ratio.....	12
Figure 4-6. Reducing Field Fringing Through Close Electric Coupling Between Conductors.....	13
Figure 4-7. Ground Plane Acting as a Single Return Trace.....	14

Figure 4-8. Return Current Paths in Solid Versus Slotted Ground Planes.....	14
Figure 4-9. Separate Traces to Minimize Crosstalk.....	14
Figure 4-10. Use 45° Bends Instead of 90° Bends.....	14
Figure 4-11. Avoiding Via Clearance Sections.....	15
Figure 4-12. Connect Bypass Capacitor Directly to V <sub>CC</sub> Terminal.....	15
Figure 4-13. Return Current Paths for a Single and a Multiple Layer Change.....	16
Figure 4-14. Return Current Paths for a Single and a Multiple Layer Change.....	17
Figure 4-15. Capacitor Losses Modeled by a Series Resonance Circuit.....	17
Figure 4-16. Capacitor Impedance Versus Frequency.....	18

### List of Tables

Table 3-1. Digital Isolator Families and Isolated Functions.....	9
Table 4-1. Microstrip Equations for $0.2 < w/d < 1^{(1)}$ .....	13

### Trademarks

All trademarks are the property of their respective owners.

# 1 Operating Principle

Isolation is a means of preventing dc and unwanted ac currents between two parts of a system, while allowing signal and power transfer between those two parts. Electronic devices and semiconductor ICs used for isolation are called isolators. In general, an isolator can be abstracted as comprising of a high-voltage isolation component or barrier, a transmitter (TX) to couple signal into one side of the isolation component, and a receiver (RX) to convert the signal available on the other side of the isolation component into digital levels.

TI's isolators use SiO<sub>2</sub> (silicon dioxide) based, high-voltage capacitors to serve as the isolation component. For the TX and RX circuits, two different architectures are used: Edge based and On-Off Keying (OOK) based. These architectures are explained in [Section 1.1](#) and [Section 1.2](#).

## 1.1 Edge-Based Communication

The conceptual block diagram of edge-based communication is shown in [Figure 1-1](#). The isolators of [ISO73xx](#), [ISO74xx](#), [ISO71xx](#), [ISO76xx](#), [ISO75xx](#), and [ISO72xx](#) families use this architecture in some form.

The device consists of at least two data channels, a high-frequency channel (HF) with a bandwidth from 100kbps up to 150Mbps, and a low-frequency channel (LF) covering the range from 100kbps down to dc.

In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into small and narrow transients, which then are converted into rail-to-rail differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit (*as in the case of a low-frequency signal*) the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.




Figure 1-1. Conceptual Block Diagram of Edge-Based Architecture

## 1.2 On-Off Keying (OOK) Based Communication

The conceptual operation of OOK-based communication is shown in Figure 1-2. The corresponding signaling is shown in Figure 1-3. The isolators in the ISO67xx, ISO78xx and ISO77xx family use this architecture.

In this architecture, the incoming digital bit stream is modulated with an internal spread spectrum oscillator clock to generate OOK signaling, such that one of the input states is represented by transmission of a carrier frequency, and the other state by no transmission. This modulated signal is coupled to the isolation barrier and appears in an attenuated form on the receive side. The receive path consists of a pre-amplifier to gain up the incoming signal followed by an envelope detector that serves as a demodulator to regenerate the original digital pattern. The TX and RX signal conditioning circuits are used to improve the common mode rejection of the channel resulting in better Common Mode Transient Immunity (CMTI).




Figure 1-2. Conceptual Block Diagram of On-Off Keying (OOK) Architecture




Figure 1-3. Representative Signal in OOK Architecture






Figure 2-2. Isolated SPI Interface

The full-blown, isolated RS-232 interface in Figure 2-3 requires two quad isolators due to the six control signals required in addition to the actual data lines, RX and TX. Although the entire system is single-ended, the high-voltage requirements of the symmetric, 13-V bus supply make it necessary to galvanically isolate the data link between the UART and the low-voltage side of the bus transceiver. Also, the 13-V dc bus may be in turn generated from a higher supply, in which case the isolation also serves as a means of protection against high-voltage transients on the system supply lines.






Figure 2-3. Isolated RS-232 Interface

As in the example in [Figure 2-3](#), the isolation of the RS-485 interface in [Figure 2-4](#) occurs between the controller and the bus transceiver. Despite the entire interface circuit being a low-volt system, the differential nature of the transmission bus requires prior isolation on the single-ended side. In a multi-node distributed RS-485 network, different nodes may be referenced to grounds at different potential, in which case isolation enables communication by level shifting between those ground potentials.



**Figure 2-4. Isolated RS-485 Interface**

Due to the simplicity of the interface shown in [Figure 2-5](#), it is possible to integrate the isolator function into the transceiver circuit, thus providing an application-specific isolator device featuring low-cost and low component count. [Figure 2-5](#) is an example of an isolated function. For diagrams of how to implement these RS-485 solutions, read [How to isolate signal and power for an RS-485 system](#).



**Figure 2-5. Integrated Isolated RS-485 Interface**

Not all applications of digital isolators and isolated functions are covered here. These are just examples to understand how the isolator is placed in a system. For more examples, detailed application diagrams, and use cases, please refer the respective product data sheets.

### 3 Digital Isolator Selection Guide

This section first describes key parameters to look for while choosing a digital isolator or isolated function, and then gives a brief introduction to families of isolators and isolated functions currently available from TI. Please refer the following links for a comprehensive isolator selection guide.

For a step by step flow chart guiding you to the best digital isolator family, please visit: [https://e2e.ti.com/blogs\\_/b/analogwire/posts/how-to-select-a-digital-isolator](https://e2e.ti.com/blogs_/b/analogwire/posts/how-to-select-a-digital-isolator)

For an overview of all isolation products, with links to different parameterized product selection guides, please visit:

<http://www.ti.com/isolation/overview.html>

For a parameterized selection guide for digital isolators please visit:

<https://www.ti.com/isolation/digital-isolators/products.html>

For a parameterized selection guide for isolated RS485 transceivers please visit:

<https://www.ti.com/isolation/isolated-interfaces/rs-485-transceivers/products.html>

#### 3.1 Parameters of Interest

This section briefly describes some of the parameters that are present in a typical isolator datasheet and their relevance to system design.

##### Isolation Performance:

1. Maximum transient isolation voltage ( $V_{IOTM}$ ) and isolation withstand voltage ( $V_{ISO}$ ) indicate an isolator's ability to withstand temporary (less than 60 seconds) high voltage.
2. Maximum repetitive peak voltage ( $V_{IORM}$ ) and working voltage ( $V_{IOWM}$ ) indicate the continuous voltage that the isolator can withstand throughout its lifetime.
3. Maximum surge isolation voltage ( $V_{IOSM}$ ) indicates the maximum impulse voltage (waveform with 1.2- $\mu$ s rise and 50- $\mu$ s decay time) that the isolator can withstand.

##### Timing Parameters:

1. Data rate.
2. Propagation delay is important in systems where the round trip delay adds to the timing budget (for example, SPI interface) or if the delay is part of a control loop.
3. Propagation delay skew is important if timing budget relies on matching between channels; for example, if clock is transmitted on one channel and data on another channel in the same direction.
4. Glitch filter: Some digital isolators come with an integrated glitch filter that helps them operate well, even in noisy environments. However, the glitch filter increases propagation delay and reduces data rate.

##### Common Mode Transient Immunity (CMTI):

CMTI indicates the isolator's ability to tolerate fast changes in the potential difference between its grounds, or in other words, fast changes in common mode, without causing bit errors. High CMTI indicates a robust isolation channel.

##### Power Consumption:

Power consumption per channel at data rate of interest.

##### Package:

1. Creepage and Clearance: Distance along the surface of the package and through the air between pins on one side of the isolator to the pins on the other side. System level standards mandate minimum values of these parameters based on the working voltage, the peak transient voltage, and the surge voltage.
2. Comparative Tracking Index (CTI) indicates the ability of the package mold compound to handle steady high voltage without surface degradation. A higher CTI allows the use of smaller packages for the same working voltage.



### 3.2 Isolator Families

Table 3-1 briefly describes the key features of a few digital isolator families and isolated functions from TI. For a more exhaustive listing of devices please visit:  
<http://www.ti.com/lstds/ti/analog/isolators/overview.page>

**Table 3-1. Digital Isolator Families and Isolated Functions**

Isolator Type	Device	Isolation Performance	Timing Performance	CMTI	Package	Power per Channel (5 typ, 1Mbps)
Digital Isolator	<a href="#">ISO67xx</a>	$V_{IOTM} = 7071$ Vpk $V_{IORM} = 2121$ Vpk Surge = 10 kV	Data rate = 50Mbps Prop delay = 11 ns typ Skew = 6ns max Glitch filter not required	150 kV/ $\mu$ s typ 100 kV/ $\mu$ s min	CTI > 600 16-SOIC, CTI > 400 8-SOIC	1.8 mA
Digital Isolator	<a href="#">ISO78xx</a>	$V_{IOTM} = 8000$ Vpk $V_{IORM} = 2121$ Vpk Surge = 12.8 kV	Data rate = 100Mbps Prop delay = 11 ns typ Skew = 2.5 ns max Glitch filter not required	100 kV/ $\mu$ s min	CTI > 600 16-SOIC	1.7 mA
Digital Isolator	<a href="#">ISO77xx</a>	$V_{IOTM} = 8000$ Vpk $V_{IORM} = 2121$ Vpk Surge = 12.8 kV	Data rate = 100Mbps Prop delay = 10.7 ns typ Skew = 4.1 ns max Glitch filter not required	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 16-SOIC, 8- SOIC, 16-SSOP	1.4 mA
Digital Isolator	<a href="#">ISO70xx</a>	$V_{IOTM} = 4000$ Vpk $V_{IORM} = 566$ Vpk Surge = 6.4 kV	Data rate = 4Mbps Prop delay = 140 ns typ Skew = 10ns max Glitch filter not required	100 kV/ $\mu$ s typ 50 kV/ $\mu$ s min	CTI > 600 8-SOIC, 16-SSOP	0.116 mA
Digital Isolator	<a href="#">ISO73xx</a>	$V_{IOTM} = 4242$ Vpk $V_{IORM} = 1414$ Vpk Surge = 6 kV	Data rate = 25Mbps Prop delay = 35 ns typ Skew = 3 ns max Integrated glitch filter	50 kV/ $\mu$ s typ 25 kV/ $\mu$ s min	400 < CTI < 600 8-SOIC, 16-SOIC	1.1 mA (5 V) 0.85 mA (3.3 V)
Digital Isolator	<a href="#">ISO71xx</a>	$V_{IOTM} = 4242$ Vpk $V_{IORM} = 566$ Vpk Surge = 4 kV	Data rate = 50Mbps Prop delay = 21 ns typ Skew = 2 ns max Integrated glitch filter	50 kV/ $\mu$ s typ 25 kV/ $\mu$ s min	400 < CTI < 600 16-QSOP	1.65 mA (5 V) 1.3 mA (3.3 V)
Isolated CAN	<a href="#">ISO1042</a> <a href="#">ISO1044</a>	$V_{IOTM} = 7071, 4242$ Vpk $V_{IORM} = 1500, 637$ Vpk Surge = 8, 10 kV	Loop delay = 150 ns typ	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 16-SOIC, 8- SOIC	State dependent
Isolated RS-485	<a href="#">ISO14xx</a> <a href="#">ISO1500</a>	$V_{IOTM} = 7071, 4242$ Vpk $V_{IORM} = 1500, 566$ Vpk Surge = 10 kV	Prop delay = 19 to 310 ns	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 16-SOIC, 8- SOIC	State dependent
Isolated I <sup>2</sup> C	<a href="#">ISO16xx</a>	$V_{IOTM} = 7071, 4242$ Vpk $V_{IORM} = 2121, 637$ Vpk Surge = 10, 6.5 kV	Clock freq max = 1.7 Mbps, GPIO data rate = 50 Mbps Loop delay = 84 ns typ	100 kV/ $\mu$ s typ 50 kV/ $\mu$ s min	CTI > 600 16-SOIC, CTI > 400 8-SOIC	State dependent
Isolated Digital Input	<a href="#">ISO121x</a>	$V_{IOTM} = 3600$ Vpk $V_{IORM} = 566$ Vpk Surge = 5.2 kV	Prop delay = 110 ns	70 kV/ $\mu$ s typ 25 kV/ $\mu$ s min	CTI > 600 8-SOIC, 16-SSOP	Current limit dependent
Digital Isolator with Power	<a href="#">ISOW77xx</a>	$V_{IOTM} = 7071$ Vpk $V_{IORM} = 1500$ Vpk Surge = 10kV	Prop delay = 11 ns	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 16-SOIC	5 mA
Digital Isolator with Power and CAN	<a href="#">ISOW1044</a>	$V_{IOTM} = 7071$ Vpk $V_{IORM} = 1500$ Vpk Surge = 10kV	Loop delay = 150 ns typ	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 20-DFM	State dependent
Digital Isolator with Power and RS-485	<a href="#">ISOW14xx</a>	$V_{IOTM} = 7071$ Vpk $V_{IORM} = 1500$ Vpk Surge = 10kV	Prop delay = 49 to 450 ns	100 kV/ $\mu$ s typ 85 kV/ $\mu$ s min	CTI > 600 20-DFM	State dependent


## 4 PCB Design Guidelines

### 4.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as printed-circuit board (PCB) material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0 and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing, flammability characteristics.

### 4.2 Layer Stack

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 4-1](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.



**Figure 4-1. Recommended Layer Stack**

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also, the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

### 4.3 Creepage Distance

Creepage distance is the shortest path between two conductive parts measured along the surface of the insulation. An adequate creepage distance protects against tracking, a process that produces a partially conducting path of localized deterioration on the surface of an insulating material as a result of the electric discharges on or close to an insulation surface.

The degree of tracking occurring depends on the comparative tracking index (CTI) of the material and the degree of pollution in the environment. Used for electrical insulating materials, the CTI provides a numerical value of the voltage that will cause failure by tracking during standard testing. IEC 112 provides a fuller explanation of tracking and CTI.

Tracking damaging the insulating material normally occurs because of one or more of the following reasons: humidity in the atmosphere, presence of contamination, corrosive chemicals, and altitude at which equipment is to be operated.

As isolation voltage levels continue to rise, it is more important than ever to have a robust PCB design that not only reduces electromagnetic interference emissions, but also reduces creepage problems. In addition to wide isolator packaging, techniques such as grooves can be used to attain a desired creepage distance (see Figure 4-2).




Figure 4-2. Groove Cutting Extends Effective Creepage Distance

For a groove (>1 mm wide), the only depth requirement is that the existing creepage distance plus the width of the groove and twice the depth of the groove must equal or exceed the required creepage distance. The groove must not weaken the substrate to a point that it fails to meet mechanical test requirements.

Also, on all layers keep the space under the isolator free from traces, vias, and pads to maintain maximum creepage distance (see Figure 4-1).

#### 4.4 Controlled Impedance Transmission Lines

A controlled impedance transmission line is a trace whose characteristic impedance,  $Z_0$ , is tightly controlled by the trace geometries. In general, these traces match the differential impedance of the transmission medium, such as cables and line terminators, to minimize signal reflections. Around digital isolators, controlled impedance traces must match the isolator output impedance,  $Z_0 \sim r_O$ , which is known as source-impedance matching.




Figure 4-3. Source Impedance Matching:  $Z_0 \sim r_O$

To determine  $Z_0$ , the dynamic output impedance of the isolator,  $r_O = \Delta V_{OUT} / \Delta I_{OUT}$ , needs to be established. For that purpose the output characteristic in Figure 4-4, (taken from the ISO7240 data sheet), is approximated by two linear segments indicating an  $r_O \sim 260 \Omega$  at low voltages, while for the majority of the curve, (and thus the transition region of the output),  $r_O \sim 70 \Omega$ .





Figure 4-4. Isolator Output Characteristic

The required trace geometries, such as trace thickness ( $t$ ) and width ( $w$ ), the distance between trace and an adjacent ground layer ( $d$ ), and the PCB dielectric ( $\epsilon_r$ ), are partially dictated by the copper-plating capabilities of the board manufacturing process and the dielectric of the chosen board material. Typical values are 1 and 2 oz of copper-plating, resulting in trace thicknesses of  $t = 1.37$  mils and  $t = 2.74$  mils, respectively. Dielectric values for FR-4 epoxy-glass vary between  $\epsilon_r = 2.8$  to 4.5 for microstrip, and  $\epsilon_r = 4.5$  for stripline traces.

With  $t$  and  $\epsilon_r$  given, the designer has the freedom to define  $Z_0$  through trace width  $w$ , and distance  $d$ . For PCB designs, however, the most critical dimensions are not the absolute values of  $w$  and  $d$ , but their ratio  $w/d$ . Easing the designer's task, [Figure 4-5](#) plots the characteristic trace impedance as a function of the width-to-height ( $w/h$ ) for a trace thickness of 2.74 mils (2-oz copper plating), an FR-4 dielectric of 4.5, and a trace-height of 10 mils above the ground plane.



**Figure 4-5. Characteristic Impedance as a Function of the  $w/h$  Ratio**

From [Figure 4-5](#) it is apparent that a  $70\text{-}\Omega$  design requires a  $w/h$  ratio of about 0.8. As described in the following section, *Reference Planes*, designing a low EMI board requires close electric coupling between signal trace and ground plane, which is accomplished by ensuring that  $h = 10$  mils. The corresponding trace-width is therefore 8 mils. This width must be maintained across the entire trace length. Otherwise, variations in trace width cause discontinuities in the characteristic impedance, thus leading to increased reflections and EMI.

Note, that the preceding design example is only one of many possibilities to achieve the desired  $Z_0$ . Different trace thickness due to higher or lower copper plating, or different PCB material can be used, but require the  $w/d$  ratio to change. The rather complex, mathematic equations for calculating the characteristic impedance  $Z_0$ , while taking trace thickness, width, and dielectric into account, are presented in [Table 4-1](#).

**Table 4-1. Microstrip Equations for  $0.2 < w/d < 1$ (1)**

$\epsilon_{\text{eff}} = \frac{\epsilon_r + 1}{2} + \frac{\epsilon_r - 1}{2} \times \left[ \frac{1}{\sqrt{1 + \frac{12 \times h}{w}}} + 0.04 \times \left(1 - \frac{w}{h}\right)^2 - \frac{t}{2.3 \times \sqrt{w \times h}} \right]$	$\epsilon_{\text{eff}}$ = effective dielectric, taking into account: <ul style="list-style-type: none"> <li>dielectric of air</li> <li>dielectric of PCB material</li> <li>height above ground</li> <li>nominal trace width</li> </ul>
$w_{\text{eff}} = w + \frac{1.25 \times t}{\pi} \times \left[ 1 + \ln\left(\frac{2 \times h}{t}\right) \right]$	$w_{\text{eff}}$ = effective trace width, taking into account: <ul style="list-style-type: none"> <li>nominal trace width</li> <li>trace thickness</li> <li>height above ground</li> </ul>
$Z_0 = \frac{60 \times \ln\left(\frac{8 \times h}{w_{\text{eff}}} + \frac{w_{\text{eff}}}{4 \times h}\right)}{\sqrt{\epsilon_{\text{eff}}}}$	$Z_0$ = characteristic impedance, taking into account: <ul style="list-style-type: none"> <li>effective trace width</li> <li>height above ground</li> <li>effective dielectric</li> </ul>

(1) Keep all dimensions in inch, or mils (1 in = 1000 mils), or mm (1 in = 25.4 mm).


### 4.5 Reference Planes

The power and ground planes of a high-speed PCB design usually must satisfy a variety of requirements.

At dc and low frequencies, they must deliver stable reference voltages, such as  $V_{CC}$  and ground, to the supply terminals of integrated circuits (IC).

At high frequencies reference planes, and in particular ground planes, serve numerous purposes. For the design of controlled impedance transmission systems, the ground plane must provide strong electric coupling with the signal traces of an adjacent signal layer.

Consider a single, ac-carrying conductor with its associated electric and magnetic fields, shown in [Figure 4-6](#). Loose or no electric coupling allows the transversal electromagnetic (TEM) wave, created by the current flow, to freely radiate into the outside environment, causing severe electromagnetic interference (EMI).



**Figure 4-6. Reducing Field Fringing Through Close Electric Coupling Between Conductors**


Now imagine a second conductor in close proximity, carrying a current of equal amplitude but opposite polarity. In this case, the conductors' opposing magnetic fields cancel, while their electric fields tightly couple. The TEM waves of the two conductors, now being robbed of their magnetic fields, cannot radiate into the environment. Only the far smaller fringing fields might be able to couple outside, thus yielding significantly lower EMI.

[Figure 4-7](#) shows the same effect occurring between a ground plane and a closely coupled signal trace. High-frequency currents follow the path of least inductance, not the path of least impedance. Because the return path of least inductance lies directly under a signal trace, returning signal currents tend to follow this path. The confined flow of return current creates a region of high current density in the ground plane, right below the signal trace. This ground plane region then acts as a single return trace, allowing the magnetic fields to cancel while providing tight electric coupling to the signal trace above.



**Figure 4-7. Ground Plane Acting as a Single Return Trace**

To provide a continuous, low-impedance path for return currents, reference planes (power and ground planes) must be of solid copper sheets and free from voids and crevices. For reference planes, it is important that the clearance sections of vias do not interfere with the path of the return current. In the case of an obstacle, the return current finds its way around it. However, by doing so, the current's electromagnetic fields will most likely interfere with the fields of other signal traces introducing crosstalk. Moreover, this obstacle adversely affects the impedance of the traces passing over it, thus leading to discontinuities and increased EMI.




**Figure 4-8. Return Current Paths in Solid Versus Slotted Ground Planes**

## 4.6 Routing

Guidelines for routing PCB traces and placing components are necessary when trying to maintain signal integrity, avoiding noise pick-up, and lower EMI. Although an endless number of precautions seems to be taken, this section provides only a few main recommendations as layout guidance.

1. Keep signal traces 3 times the trace-to-ground height, ( $d = 3h$ ), apart to reduce crosstalk down to 10%. Because the return current density under a signal trace diminishes via a  $1/[1+(d/h)^2]$  function, its density at a point  $d > 3h$ , is sufficiently small to avoid causing significant crosstalk in an adjacent trace.



**Figure 4-9. Separate Traces to Minimize Crosstalk**


2. Use 45° bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase the effective trace width, and thus the trace impedance. This creates additional impedance mismatch, which may lead to higher reflections.



**Figure 4-10. Use 45° Bends Instead of 90° Bends**


3. For permanent operation in noisy environments, connect the Enable inputs of an isolator through a via to the appropriate reference plane, that is, High-Enable inputs to the  $V_{CC}$  plane and Low-Enable inputs to the ground plane.

- When routing traces next to a via or between an array of vias, ensure that the via clearance section does not interrupt the path of the return current on the ground plane below. If a via clearance section lies in the return path, the return current finds a path of least inductance around it. By doing so, it may cross below other signal traces, thus generating cross-talk and increase EMI.



**Figure 4-11. Avoiding Via Clearance Sections**

- Avoid changing layers with signal traces as this causes the inductance of the signal path to increase.
- If, however, signal trace routing over different layers is unavoidable, accompany each signal trace via with a return-trace via. In this case, use the smallest via size possible to keep the increase in inductance at a minimum.
- Use solid power and ground planes for impedance control and minimum power noise.
- Use short trace lengths between isolator and surrounding circuits to avoid noise pick-up. Digital isolators are usually accompanied by isolated dc-to-dc converters, providing supply power across the isolation barrier. Because single-ended transmission signaling is sensitive to noise pick-up, the switching frequencies of close-by dc-to-dc converters can be easily picked up by long signal traces.
- Place bulk capacitors, (i.e., 10  $\mu$ F), close to power sources, such as voltage regulators or where the power is supplied to the PCB.
- Place smaller 0.1- $\mu$ F or 0.01- $\mu$ F bypass capacitors at the device by connecting the power-side of the capacitor directly to the supply terminal of the device and through two vias to the  $V_{CC}$  plane, and the ground-side of the capacitor through two vias to the ground plane.



**Figure 4-12. Connect Bypass Capacitor Directly to  $V_{CC}$  Terminal**

## 4.7 Vias

The term via commonly refers to a plated hole in a printed-circuit board. Although some applications require through-hole vias to be wide enough to accommodate the leads of through-hole components, high-speed board designs mainly use them as trace routing vias when changing signal layers, or as connecting vias to connect SMT components to the required reference plane, and also to connect reference planes of the same potential to each other.

Layers connecting to a via do so by making direct contact with a pad surrounding the via, (the via pad). Layers that must not connect are separated by a clearance ring. Every via has a capacitance to ground which can be approximated using the following equation:

$$C = \frac{1.41 \times \epsilon_r \times T \times D_1}{D_2 - D_1} \quad (1)$$

where

- $D_2$  = diameter of clearance hole in ground planes, [in.].
- $D_1$  = diameter of pad surround via, [in.].
- $T$  = thickness of printed circuit board, [in.].
- $\epsilon_r$  = dielectric constant of the circuit board.
- $C$  = parasitic via capacitance, [pF].



Because the capacitance increases proportional with size, trace vias in high-speed designs must be as small as possible to avoid signal degradation caused by heavy capacitive loading.

When connecting decoupling capacitors to a ground plane or interconnecting ground planes, the via inductance becomes more important than its capacitance. The magnitude of this inductance is approximately:


$$L = 5.08 \times h \times \left[ \ln \left( \frac{4 \times h}{d} \right) + 1 \right] \quad (2)$$

where

- L = via inductance, [nH].
- h = via length, [in.].
- d = via diameter, [in.].

Because this equation involves a logarithm, changing the via diameter does little to influence the inductance. A big change may be effected by changing the via length or by using multiple vias in parallel. Therefore, connect decoupling capacitors to ground by using two paralleled vias per device terminal. For low inductance connections between ground planes, use multiple vias in regular intervals across the board.

Although it is highly recommended not to change layers of high-speed traces, if the necessity still occurs, ensure a continuous return current path. [Figure 4-13](#) on the left shows the flow of the return current for a single layer change and on the right for a multiple layer change.




**Figure 4-13. Return Current Paths for a Single and a Multiple Layer Change**

The ability for the current flow to change from the bottom to the top of the ground plane is provided by a metallic laminate of the inner clearance ring. Thus, when a signal passes through a via and continues on the opposite side of the same plane, a return current discontinuity does not exist.

Changing a signal trace from one layer to another by crossing multiple reference planes complicates the design of the return current path. In the case of two ground planes, a ground-to-ground via must be placed near the signal via to ensure a continuous return current path, (right diagram in [Figure 4-13](#)).

If the reference planes are of different voltage potentials, such as the power and ground planes in [Figure 4-14](#), the design of the return path becomes messy as it requires a third via and a decoupling capacitor. The return current flow begins at the bottom of the power plane, where it is closest to the signal current. It then flows through the power via, across the decoupling capacitor into the ground via and returns on top of the ground plane.






**Figure 4-14. Return Current Paths for a Single and a Multiple Layer Change**

Current return paths comprising multiple vias and decoupling capacitors possess high inductance, thus compromising signal integrity and increasing EMI. If possible, avoid changing layers during high-speed trace routing, as it usually worsens board performance, complicates design, and increases manufacturing cost.

#### 4.8 Decoupling Capacitors

Decoupling capacitors provide a local source of charge for ICs requiring a significant amount of supply current in response to internal switching. Insufficient decoupling causes a lack of supply current required which may prevent the IC from working properly, resulting in signal integrity data errors to occur. This requires them to provide low impedance across the frequency range of interest. To accomplish that, a common approach is to distribute an array of decoupling capacitors evenly across the board. In addition to maintaining signal integrity, decoupling capacitors serve as EMC filters preventing high-frequency RF signals from propagating throughout the PCB.

When connecting a capacitor between the power and ground planes, the power supply is actually loaded with a series resonant circuit, whose frequency dependent R-L-C components represent the equivalent circuit of a real capacitor. [Figure 4-15](#) shows the parasitic components of an initial equivalent circuit and their conversion into a series resonant circuit.




**Figure 4-15. Capacitor Losses Modeled by a Series Resonance Circuit**

The leakage resistance  $R_L$  represents the loss through leakage current at low frequencies.  $R_D$  and  $C_D$  indicate the losses due to molecular polarization, ( $R_D$ ), and dielectric absorption, ( $C_D$ ).  $R_S$  depicts the resistance in the leads and the plates of the capacitor. The three resistive losses are combined into one equivalent series resistance (ESR). As in the ESR case, the equivalent series inductance (ESL) combines the inductance of the capacitor plates and the internal leads.

Note that the capacitor connecting vias, although low in impedance, contribute a significant amount to the series inductance. Therefore, reduce via inductance by using two vias per capacitor terminal.

Figure 4-16 shows the progression of capacitor impedance ( $Z$ ) versus frequency for a 10-nF capacitor. At frequencies far below the self-resonance frequency (SRF), the capacitive reactance is dominant. Closer to SRF, the inductive reactance gains influence trying to neutralize the capacitive component. At SRF, the capacitive and inductive reactance cancel, and only the ESR is effective. Note that the ESR is frequency dependent, and contrary to popular belief, does not reach its minimum at SRF. The impedance  $Z$ , however, does.



**Figure 4-16. Capacitor Impedance Versus Frequency**

The reason why the paralleling of capacitors in a distributed decoupling network works is because the total capacitance increases to  $C_{TOT} = C \times n$ , where  $n$  is the number of decoupling capacitors used. And with  $X_C = 1/(\omega \times C)$ , the capacitor impedance is reduced to  $X_C = 1/(n \times \omega \times C)$  for frequencies below SRF. Similarly, this holds true for the inductance. Here  $L_{TOT} = L/n$ , and because  $X_L = \omega \times L$ , the impedance decreases to  $X_L = \omega \times L/n$  for frequencies above SRF.

Designing a solid decoupling network must include lower frequencies down to dc, which requires the implementation of large bypass capacitors. Therefore, to provide sufficient low impedance at low frequencies, place 1- $\mu$ F to 10- $\mu$ F tantalum capacitors at the output of voltage regulators and at the point where power is supplied to the PCB. For the higher frequency range, place several 0.1- $\mu$ F or 0.01- $\mu$ F ceramic capacitors next to every high-speed switching IC.

## 5 Summary

This design guide helps system designers of galvanically isolated systems to begin designing with TI's broad portfolio of digital isolators and isolated functions in the shortest time possible. This document explains the basic operating principle of an isolator, suggests where to place it within a system design, and recommends guidelines for an EMC-compatible circuit-board design. Despite the enormous amount of technical literature, seminars, newsletters, and internet forums on PCB design, this document provides designers with layout guidelines in a comprehensive way. By following the recommendations presented herein, designers can accomplish EMC-compliant board design in the shortest time possible.

Read our blog, [Robust isolators prevent you from saying "I see dead circuits!"](#)

## 6 References

1. Texas Instruments, [Pushing the envelope with high-performance, digital-isolation technology](#) analog applications journal.
2. Texas Instruments, [Enabling high voltage signal isolation quality and reliability](#) white paper.
3. Texas Instruments, [High-voltage reinforced isolation: Definitions and test methodologies](#) marketing white paper.
4. High-speed Digital Design, Johnson/Graham, 1993.
5. Noise Reduction Techniques in Electronic Systems, Ott, 1988.
6. Eliminating the myths about printed circuit board power/ground plane decoupling, Archambeault, 2001.

## 7 Revision History

<b>Changes from Revision F (July 2022) to Revision G (September 2023)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Added link to TI's <a href="#">opto-emulator</a> overview.....</li> </ul>	1
<hr/>	
<b>Changes from Revision E (July 2022) to Revision F (August 2022)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Updated <i>Digital Isolator Families and Isolated Functions</i> table.....</li> </ul>	9
<hr/>	
<b>Changes from Revision D (November 2021) to Revision E (July 2022)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Updated the <i>Isolated SPI Interface</i> image.....</li> </ul>	5
<hr/>	
<b>Changes from Revision C (July 2021) to Revision D (November 2021)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Added availability of the ISO67xx family.....</li> <li>• Added ISO67xx to list of isolators that use OOK-based communication.....</li> <li>• Added several devices to the <i>Digital Isolator Families and Isolated Functions</i> table.....</li> </ul>	1 4 9
<hr/>	
<b>Changes from Revision B (August 2018) to Revision C (July 2021)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Updated the numbering format for tables, figures and cross-references throughout the document.....</li> </ul>	1
<hr/>	
<b>Changes from Revision A (November 2014) to Revision B (July 2018)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Added the ISO77x family of digital isolators to the document.....</li> </ul>	3
<hr/>	
<b>Changes from Revision * (January 2009) to Revision A (October 2014)</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>• Changed Abstract for revision A.....</li> <li>• Changed <i>Operating Principle</i> section including both sub-sections.....</li> <li>• Changed images 1 - 4, beginning on this page.....</li> <li>• Changed entire section titled <i>Typical Applications for Digital Isolators and Isolated Functions</i>.....</li> <li>• Added <i>Digital Isolator Selection Guide</i> section.....</li> <li>• Changed <i>Summary</i>.....</li> </ul>	1 3 3 5 8 19

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated