SPRAD67A december 2022 – july 2023 AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442
The block diagram should indicate the configuration used for processor booting. This includes the primary boot and the backup boot.
These processors contain multiple peripheral interfaces that support boot mode. Examples include: eMMC, MMC/SD, QSPI, OSPI, GPMC (NOR/NAND), Ethernet, USB (Device & Host), PCIe, xSPI and I2C. These processors supports a primary boot mode option and an optional backup boot mode option. If the primary boot source fails to boot, the ROM moves on to the backup mode.
The boot mode pins and the associated resistor configurations provide inputs on the boot mode to be used by the ROM code during boot. These pins are sampled at power-on-reset (PORz_OUT), and must be properly set up before releasing (deassertion) the reset.
Boot mode configurations can be categorized as below:
PLL Config: BOOTMODE [02:00] – Denote system clock frequency (MCU_OSC0_XI/XO) to ROM code for PLL configuration
Primary Boot Mode: BOOTMODE [06:03] – Select the configured boot (primary) mode after POR, that is, the peripheral/memory to boot from
Primary Boot Mode Config: BOOTMODE [09:07] – These pins provide optional configurations for primary boot and are used in conjunction with the boot mode selected
Backup Boot Mode: BOOTMODE [12:10] – Select the backup boot mode, that is, the peripheral/memory to boot from, if primary boot fails
Backup Boot Mode Config: BOOTMODE [13] – This pin provides optional configurations for the backup boot devices
Reserved: BOOTMODE [15:14] – Reserved pins
Key considerations for boot mode configuration:
For details regarding boot modes, see the Initialization chapter of the device-specific TRM.
It is the designer's responsibility to set the boot mode configuration (via pullups or pulldowns, and optionally jumpers/switches) depending on the desired boot scenario.
Refer AM64x / AM243x Processor Silicon Errata for updates related to Boot.