

# J721E DRA829/TDA4VM Processors Silicon Revision 1.1/1.0

---



## ABSTRACT

This document describes the known exceptions to the functional specifications (advisories). This document may also contain usage notes. Usage notes describe situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness.

---

## Table of Contents

1 Modules Affected.....	2
2 Nomenclature, Package Symbolization, and Revision Identification.....	7
3 Silicon Revision 1.1/1.0 Usage Notes and Advisories.....	9
Revision History.....	80

## 1 Modules Affected

Table 1-1 shows the module(s) that are affected by each usage note.

**Table 1-1. Usage Note by Modules**

MODULE	USAGE NOTE
USB	<a href="#">i2134 USB: 2.0 Compliance Receive Sensitivity Test Limitation</a> — USB: 2.0 Compliance Receive Sensitivity Test Limitation

Advisories by Modules shows the module(s) that are affected by each advisory.

**Advisories by Modules**

MODULE	ADVISORY	SILICON REVISIONS AFFECTED	
		SR 1.0	SR 1.1
AASRC	<a href="#">i2229</a> — AASRC: AASRC is not supported	YES	YES
ADC	<a href="#">i2151</a> — ADC: Debounce time control register	NO	YES
Boot	<a href="#">i2038</a> — Boot: FAT16 Fails When Root Block Resides in More Than One Cluster	YES	YES
	<a href="#">i2081</a> — Boot: ROM Maximum Timeout per Boot Mode Will Be Half of the Original Value from TRM	YES	NO
	<a href="#">i2307</a> — Boot: ROM does not properly select OSPI clocking modes based on BOOTMODE	YES	YES
	<a href="#">i2366</a> — Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D-8D operation	NO	YES
	<a href="#">i2371</a> — Boot: ROM code may hang in UART boot mode during data transfer	YES	YES
C66x	<a href="#">i2214</a> — C66x: Writes to different endpoints can land out of order if not fenced	YES	YES
C71x	<a href="#">i2063</a> — C71x: VCOP Aliasing for CPU Loads and Stores Is Not Supported for Non-Aligned Accesses to the Last Line in the IBUF Buffers	YES	YES
	<a href="#">i2064</a> — C71x: DMA Accesses to L1D SRAM May Stall Indefinitely in the Presence Cache Mode Change or Global Writeback in Specific Conditions	YES	YES
	<a href="#">i2065</a> — C71x: The C71x Memory System and CPU May Stall Indefinitely in the Presence L1D Snoops	YES	YES
	<a href="#">i2079</a> — C71x: DMA Accesses to L1D SRAM May Stall Indefinitely in the Presence of CPU Traffic in Specific Conditions	YES	YES
	<a href="#">i2087</a> — C71x: MMA HWA_STATUS Reports Errors Before Application Starts	YES	YES
	<a href="#">i2117</a> — C71x: Register Corruption When MMA HWARCV is in Parallel With Load or Store With uTLB Miss	YES	NO
	<a href="#">i2131</a> — C71x: Memory System May Hang During L2 Writeback Invalidate Operation when L2 Scrubber is Enabled	YES	YES
	<a href="#">i2199</a> — C71x: SE returning incorrect data when non-aligned transposed stream crosses AM1 circular buffer boundary	YES	YES
	<a href="#">i2213</a> — C7x SE: SE Can Hang when a 2 dataphase transaction comes back with differing rstatuses	YES	YES
	<a href="#">i2219</a> — C7x SE: SE Returning incorrect rstatus for uTLB faults	YES	YES
	<a href="#">i2271</a> — C7x SE: SE Can Hang on Page Fault/UMC Error Occurring During SEBRK	YES	YES
	CBASS	<a href="#">i2207</a> — CBASS: Command Arbitration Blocking	YES
<a href="#">i2235</a> — CBASS Null Error Interrupt Not Masked By Enable Register		YES	YES
CC	<a href="#">i2221</a> — CC: Invasive and Non-Invasive debug enable settings are reset by MCU_RESEZ	YES	YES
CP	<a href="#">i2283</a> — Restrictions on how CP Tracer Debug Probes can be used	YES	YES
CPTS	<a href="#">i2083</a> — CPTS: GENF (and ESTF) Reconfiguration Issue	YES	YES
	<a href="#">i2141</a> — CPTS: GENF and ESTF Nudge Value Not Cleared by Hardware	YES	YES
CPSW	<a href="#">i2139</a> — CPSW: ALE Incorrectly Routes Packets With CRC Errors	YES	YES
	<a href="#">i2148</a> — CPSW: CPSW Directed Frames are Not Observed When Classification Overrides the Destination Port Via the Egress Opcode Feature	YES	YES
	<a href="#">i2184</a> — CPSW: IET express traffic policing issue	YES	YES
	<a href="#">i2185</a> — CPSW: Policer color marking issue	YES	YES

**Advisories by Modules (continued)**

MODULE	ADVISORY	SILICON REVISIONS AFFECTED	
		SR 1.0	SR 1.1
	i2208 — CPSW: ALE IET Express Packet Drops	YES	YES
CPSW9G	i2179 — CPSW9G: Reset isolation not working correctly	YES	NO
CSI	i2052 — CSI: CSI-Rx to CSI-Tx Retransmit Path Is Unavailable	YES	YES
	i2190 — CSI: CSI_RX_IF may enter unknown state following an incomplete frame	YES	YES
DDR	i2155 — DDR: Controller DDRSS_CTL_194[9-8] BIST_RESULT Status is Unreliable	YES	YES
	i2157 — DDR: Controller Anomaly in Setting Wakeup Time for Low Power States	YES	YES
	i2159 — DDR: VRCG High Current Mode Must be Used During LPDDR4 CBT	YES	YES
	i2160 — DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training	YES	YES
	i2166 — DDR: Entry and exit to/from Deep Sleep low-power state can cause PHY internal clock misalignment	YES	YES
	i2182 — DDR: Dual-rank non-power-of-2 density not supported with row-cs-bank-col address mapping	YES	YES
	i2232 — DDR: Controller postpones more than allowed refreshes after frequency change	YES	YES
	i2244 — DDR: Valid stop value must be defined for write DQ VREF training	YES	YES
	i2274 — DDR: Including DDR in BSCAN causes current alarm on the DDR supply	YES	YES
DMSC	i2245 — DMSC: Firewall Region requires specific configuration	YES	YES
	i2275 — DMSC Secure Boot ROM: Potential Secure Boot vulnerability with explicit EC curve parameters in X.509 certificate	YES	YES
DPHY	i2174 — DPHY: Reset sequence issue can lead to undefined module behavior	YES	NO
DRU	i2198 — DRU, UTC: Issue with setting ICNT3 to 0 when not being used	YES	YES
	i2215 — DRU: TR Submission can be corrupted by C7x writes coming out of order if Non-Atomic TR Submission Mechanism is Used	YES	YES
DSS	i2097 — DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame	YES	YES
ECC_AGGR	i2049 — ECC_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator Interrupts	YES	YES
	i2191 — ECC_AGGR: Erroneous non-correctable parity error assertion for RAM80	YES	NO
eMMC	i2144 — eMMC: VIO Supply Sequencing	YES	YES
FSS	i2048 — FSS: MCU_FSS0_WRT_TYPE Register is Logging Incorrectly	YES	YES
GIC	i2101 — GIC: ITS Misbehavior	YES	YES
HyperBus	i2119 — HyperBus: HyperBus is Not Functional	YES	NO
I3C	i2150 — I3C: SDAPULLEN drives low instead of Hi-Z	YES	YES
	i2197 — I3C: Slave mode is not supported	YES	YES
	i2205 — I3C: Command fetched during pending IBI is not properly processed in some cases	YES	YES
	i2216 — I3C: Command execution may fail during slave-initiated IBI address byte reception	YES	YES
IA	i2196 — IA: Potential deadlock scenarios in IA	YES	YES
Internal Diagnostics Modules	i2103 — Internal Diagnostics Modules: Incorrect Reporting of ECC_GRP, ECC_BIT and ECC_TYPE Information for Functional Safety Errors	YES	YES
ICSSG	i2230 — ICSSG: ICSSG is not supported	YES	YES
	i2305 — ICSSG: PRU RAM WRT during active FDB lookup write data corruption	YES	YES
JTAG	i2228 — JTAG: TAP used by Debuggers may be inaccessible if TRSTn device pin is never asserted	YES	YES
MCAN	i2278 — MCAN: Message Transmit order not guaranteed from dedicated Tx Buffers configured with same Message ID	YES	YES
	i2279 — MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same Message ID	YES	YES
MCU	i2173 — MCU domain may hang if main domain is issued a reset	YES	NO

**ADVANCE INFORMATION**

## Advisories by Modules (continued)

MODULE	ADVISORY	SILICON REVISIONS AFFECTED	
		SR 1.0	SR 1.1
	<a href="#">i2217</a> — Recommended POST selection via MCU_BOOTMODE[09:08]	YES	YES
MDIO	<a href="#">i2329</a> — MDIO: MDIO interface corruption (CPSW and PRU-ICSS)	YES	YES
MMCSD	<a href="#">i2024</a> — MMCSD: Peripherals Do Not Support HS400	YES	YES
	<a href="#">i2090</a> — MMCSD: MMCSD1 and MMCSD2 Speed Issue	YES	NO
	<a href="#">i2312</a> — MMCSD: HS200 and SDR104 Command Timeout Window Too Small	YES	YES
MSMC	<a href="#">i2116</a> — MSMC: Set-hazarding logic withholding RT access waiting on NRT access completion	YES	YES
	<a href="#">i2149</a> — MSMC: MSMC Scrubber Only Targets Bottom 16 of 32 Ways of SRAM/L3\$	YES	YES
	<a href="#">i2187</a> — MSMC: Cache Resize to 0 Refreshes Tags instead of Updating them	YES	YES
OSPI	<a href="#">i2115</a> — OSPI: OSPI Boot Doesn't Support Some xSPI Modes or xSPI Devices	YES	NO
	<a href="#">i2189</a> — OSPI: Controller PHY Tuning Algorithm	YES	YES
	<a href="#">i2249</a> — OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable	YES	YES
	<a href="#">i2351</a> — OSPI: Controller does not support Continuous Read mode with NAND Flash	YES	YES
	<a href="#">i2383</a> — OSPI: 2-byte address is not supported in PHY DDR mode	YES	YES
PCIe	<a href="#">i2085</a> — PCIe: Gen2 Capable Endpoint Devices Always Enumerate as Gen1	YES	YES
	<a href="#">i2086</a> — PCIe: MMA Unsupported Request (UR) or Configuration Request Retry Status (CRS) in Configuration Completion Response Packets Results in External Abort	YES	YES
	<a href="#">i2094</a> — PCIe: End of Interrupt (EOI) Not Enabled for PCIe Legacy Interrupts	YES	YES
	<a href="#">i2100</a> — PCIe: Endpoint Destination Select Attribute (ASEL) Based Routing Issue	YES	YES
	<a href="#">i2147</a> — PCIe: Incorrect translation completion type sent by RP for ATS translation request	YES	YES
	<a href="#">i2152</a> — PCIe: Lock up may occur if link down event happens during non-posted command	YES	YES
	<a href="#">i2153</a> — PCIe: Incorrect Reserved Bit Handling in TS1 Packet	YES	YES
	<a href="#">i2154</a> — PCIe: Lane deskew failure during L0s exit	YES	YES
	<a href="#">i2183</a> — PCIe: Link up failure when unused lanes are not assigned to PCIe Controller	YES	YES
	<a href="#">i2238</a> — PCIe: The 2-L SerDes PCIe Reference Clock Output can exceed the 5.0 GT/s Data Rate RMS jitter limit	YES	YES
	<a href="#">i2239</a> PCIe: The 2-L SerDes PCIe Reference Clock Output is temporarily disabled while changing Data Rates —	YES	YES
	<a href="#">i2246</a> — PCIe: Automatic compliance entry fails when unused SERDES lanes are not assigned to PCIe Controller	YES	YES
PLL	<a href="#">i2178</a> — PLL: Corrupted writes to CAL_IN field of PLL12_CAL_CTRL register	YES	YES
POK	<a href="#">i2277</a> — POK: De-Glitch (filter) is based upon only two samples	YES	YES
PRG	<a href="#">i2253</a> — PRG: CTRL_MMR STAT registers are unreliable indicators of POK threshold failure	YES	YES
PRU-ICSSG	<a href="#">i2180</a> — PRU-ICSSG: FDB table corruption during switch operation	YES	NO
PSIL	<a href="#">i2137</a> — PSIL: Clock stop operation can result in undefined behavior	YES	YES
	<a href="#">i2138</a> — PSIL: Configuration accesses and source thread teardowns may cause data corruption	YES	YES
R5FSS	<a href="#">i2099</a> — R5FSS: Deadlock Might Occur When One or More MPU Regions is Configured for Write Allocate Mode	YES	YES
	<a href="#">i2118</a> — R5FSS: Debug Access in Lock-Step Mode May Result in Failure	YES	YES
	<a href="#">i2129</a> — R5FSS: High Priority Interrupt is Missed by VIM	YES	YES
	<a href="#">i2132</a> — R5FSS: Interrupt Preemption (Nesting) is Unavailable if Using VIM Vector Interface for Interrupt Handling	YES	YES
	<a href="#">i2133</a> — R5FSS: Lock-Step Mode of Operation is Not Functional	YES	NO
	<a href="#">i2161</a> — Debugger Cannot Access VIM Module While It Is Active	YES	YES
	<a href="#">i2162</a> — R5FSS: The Same Interrupt Cannot be Nested Back-2-Back Within Another Interrupt	YES	YES

**Advisories by Modules (continued)**

MODULE	ADVISORY	SILICON REVISIONS AFFECTED	
		SR 1.0	SR 1.1
	i2164 — R5FSS: Errors in ECC injection logic are not detected because the pending interrupts are tied low	YES	YES
	i2210 — R5FSS : ATB Flush requests are suppressed		YES
	i2227 — R5FSS: Error interrupt CCM_COMPARE_STAT_PULSE_INTR incorrectly driven	YES	YES
RA	i2054 — RA: Reads from GCFG Region Can Cause Spurious RAM ECC Errors	YES	YES
	i2095 — RA: Peek to Tail Returns Wrong Data	YES	YES
RAT	i2062 — RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set	YES	YES
Reset	i2200 — RESET: TIMEOUT_PER does not work when programmed to 0 value.	YES	YES
RINGACC	i2177 — RINGACC: The ring accelerator's debug transaction trace stream can be corrupted by certain ring access sequences	YES	YES
ROM Code	i2306 — ROM Code: Need to turn off internal termination resistors in SERDES	YES	YES
SA2_UL	i2098 — SA2_UL: Auth/Decrypt Operations with 2nd Input Thread Does Not Send the DMA Packet Out	YES	YES
2-L SerDes	i2171 — 2-L SerDes: State Change Monitor interrupts are not available	YES	YES
SGMII	i2362 — SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure	YES	YES
STOG	i2121 — STOG: Flushing Gasket while there is a write transaction in flight can result in dropped write responses	YES	NO
	i2122 — STOG: Flushing Gasket concurrently with Gasket receiving a write response can cause indefinite non-idleness	YES	YES
	i2123 — STOG: Timed Out Emulation Debug write responses from the Slave Gasket always return Success	YES	YES
	i2124 — STOG: Read command timeout can result in a gasket hang	YES	NO
	i2126 — STOG: Error miscounting when there are two concurrent timeouts or two concurrent unexpected responses	YES	YES
	i2127 — STOG: SRC side write data bus hang when a write command timeout occurs the same cycle as last acceptance on DST side	YES	YES
UART	i2096 — UART: Spurious UART Interrupts When Using DMA	YES	YES
UDMAP	i2055 — UDMAP: Packet Mode Descriptor Address Space Select Field Restrictions	YES	YES
	i2143 — UDMAP: TX Channel SA2UL teardown issue	YES	YES
	i2146 — UDMA: Force teardown bitfield readback is masked in realtime TX/RX registers	YES	YES
	i2163 — UDMAP: UDMA transfers with ICNTs and/or src/dst addr NOT aligned to 64B fail when used in "event trigger" mode	YES	YES
	i2168 — UDMAP: Spurious ECC errors due to MAIN/MCU NAVSS roffo_wr_byten issue	YES	YES
	i2320 — UDMA, UDMAP: Descriptors and TRs required to be returned unfragmented	YES	YES
	i2234 — UDMA: TR15 hangs if ICNT0 is less than 64 bytes	YES	YES
UFS	i2102 — UFS: Auto-Hibernate can cause false entry/exit errors	YES	YES
	i2211 — UFS: Hibernate Exit can result in link reinitialization	YES	YES
USART	i2310 — USART: Erroneous clear/trigger of timeout interrupt	YES	YES
	i2311 — USART: Spurious DMA Interrupts	YES	YES
USB	i2050 — USB: Endpoint OUT Data Queue is Locked Up Due to a Data Packet for an Endpoint that Does Not Have Associated TRB	YES	YES
	i2067 — USB: Race Condition while Reading TRB from System Memory in Device Mode	YES	YES
	i2092 — USB: Invalid Termination of DMA Transfer for Endpoint Following Isochronous Endpoint in SuperSpeed Device Mode	YES	YES
	i2093 — USB: DMA Hangs if USB Reset is Received During DMA Transfer in Device Mode	YES	YES
	i2134 — USB: 2.0 Compliance Receive Sensitivity Test Limitation	YES	YES
VPAC	i2188 — VPAC, DMPAC: UTC ECC writeback on queue memory can cause TR corruption	YES	YES
VTM	i2053 — VTM: Software Reads from On-Die Temperature Sensors Can Be Corrupted	YES	YES

**ADVANCE INFORMATION**

**Advisories by Modules (continued)**

MODULE	ADVISORY	SILICON REVISIONS AFFECTED	
		SR 1.0	SR 1.1
	<a href="#">i2128</a> — VTM: VTM Temperature Monitors (TEMPSENSORS) Should Use a Software Trimming Method	YES	YES
	<a href="#">i2145</a> — VTM: Enabled interrupt event status registers incorrectly return raw unmasked values	YES	YES
xSPI	<a href="#">i2257</a> — xSPI boot mode redundant image boot failure	NO	YES

## 2 Nomenclature, Package Symbolization, and Revision Identification

### 2.1 Device and Development-Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, DRA829). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For additional information how to read the complete device name for any DRA829 and TDA4VM devices, see the specific-device Datasheet (SPRSP35 and SPRSP36).

### 2.2 Devices Supported

This document supports the following devices:

- DRA829
- TDA4VM

Reference documents for the supported devices are:

- J721E DRA829/TDA4VM Processors Technical Reference Manual (SPRUIJ7)
- Jacinto™ DRA829 Automotive Processors Datasheet (SPRSP35)
- TDA4VM Jacinto™ Automotive Processors for ADAS and Autonomous Vehicles Datasheet (SPRSP36)

### 2.3 Package Symbolization and Revision Identification

Figure 2-1 shows an example of package symbolization.

Table 2-1 lists the device revision codes.

ADVANCE INFORMATION




Figure 2-1. Package Symbolization

Table 2-1. Revision Identification

DEVICE REVISION CODE	SILICON REVISION	COMMENTS
A or BLANK	1.0	
B	1.1	



### 3 Silicon Revision 1.1/1.0 Usage Notes and Advisories

This section lists the usage notes and advisories for this silicon revision.

#### 3.1 Silicon Revision 1.1/1.0 Usage Notes

No known usage notes for this silicon revision.

##### **i2134** *USB: 2.0 Compliance Receive Sensitivity Test Limitation*

**Details:** Performing receive sensitivity tests (EL\_16 and EL\_17) as defined in the USB-IF USB 2.0 Electrical Compliance Test Specification may invoke the problem described in Advisory i2091.

The issue was originally found while performing these tests using automation software, which increased USB signal amplitude while sending packets. The software was sweeping the amplitude from a value less than 100 mV to a value greater than 150 mV while verifying the device under test (DUT) NAK'd all packets below 100 mV and NAK'd no packets above 150 mV. However, increasing the amplitude through the squelch threshold while sending valid packets may lock the PHY as described in Advisory i2091.

**Workaround(s):** It may be necessary to perform the receive sensitivity test manually by breaking it into two parts. The first part begins the same as described above, with the initial amplitude set to a value less than 100 mV, verify the DUT NAK'd all packets while increasing the amplitude until it reaches 100 mV. The other part of the test begins by setting the amplitude above 150 mV, verify the DUT NAK'd no packets while decreasing the amplitude until it reaches 150 mV. This confirms the squelch threshold lies between 100 mV and 150 mV as required by the USB specification without sweeping the amplitude through the squelch threshold which can lock the PHY.

#### 3.2 Silicon Revision 1.1/1.0 Advisories

##### **i2024** *MMC/SD Peripherals Do Not Support HS400*

**Details:** The MMCSD peripherals do not support the Multimedia Card HS400 mode.

**Workaround(s):** None.

##### **i2038** *Boot: FAT16 Fails When Root Block Resides in More Than One Cluster*

**Details:** Boot ROM will not find the boot file on a FAT16 file system if the file system uses multiple clusters for the boot block. Boot fails if the boot file does not reside on the first cluster. This has been observed when using Ubuntu to create a small FAT16 partition. In this case the cluster size is 4k bytes, so only 128 entries reside in the first root cluster (each directory entry is 32 bytes). If the boot file resides in file index 128 or later (maximum size is typically set to 512) the ROM will not find the boot file.

**Workaround(s):** Use FAT32 partition, instead of FAT16 partition.

##### **i2048** *FSS: MCU\_FSS0\_WRT\_TYPE Register is Logging Incorrectly*

**Details:** When programming the flash using the block method with embedded ECC, the FSS errors on any transaction that is not a full 32-byte block quanta.

The write error reporting stack is incorrectly connected to the ECC error stack.

MCU\_FSS0\_WRT\_TYPE[12] WRT\_ERR\_ADR = top of ECC error stack (DED bit)

MCU\_FSS0\_WRT\_TYPE[13] WRT\_ERR\_BEN = top of ECC error stack (SEC bit)

**i2048 (continued) *FSS: MCU\_FSS0\_WRT\_TYPE Register is Logging Incorrectly***


---

MCU\_FSS0\_WRT\_TYPE[11-0] WRT\_ERR\_ROUTEID = top of ECC error stack

{(MCU\_FSS0\_ECC\_BLOCK\_ADR[7-0] ECC\_ERROR\_BLOCK\_ADDR,  
MCU\_FSS0\_ECC\_TYPE[5] ECC\_ERR\_ADR, MCU\_FSS0\_ECC\_TYPE[4]  
ECC\_ERR\_MAC, MCU\_FSS0\_ECC\_TYPE[3] ECC\_ERR\_DA1, MCU\_FSS0\_ECC\_TYPE  
MCU\_FSS0\_ECC\_TYPE [2] ECC\_ERR\_DA0)}

If any of the ECC error events is already processed, WRT\_ERR\_ADR, WRT\_ERR\_BEN,  
and WRT\_ERR\_ROUTEID bit fields of MCU\_FSS0\_WRT\_TYPE register are zero.

**Workaround(s):** None.

**i2049 *ECC\_AGGR: Potential IP Clockstop/Reset Sequence Hang due to Pending ECC Aggregator Interrupts***


---

**Details:** The ECC Aggregator module is used to aggregate safety error occurrences (which are rare) and generate interrupts to notify software. The ECC Aggregator provides software control over the enabling/disabling and clearing of safety errors interrupts.

When software is performing a clockstop/reset sequence on an IP, the sequence can potentially not complete because the IP's associated ECC Aggregator instance is not idle. The ECC Aggregator idle status is dependent upon any pending safety error interrupts either enabled or disabled, which have not been cleared by software. As a result, the IP's clockstop/reset sequence may never complete (hang) if there are any pending safety errors interrupts that remain uncleared.

**Workaround(s):** General Note:

Clockstopping the ECC Aggregator is not supported in functional safety use-cases.

Software should use the following workaround for non-functional safety use-cases:

1. Enable all ECC Aggregator interrupts for the IP
2. Service and clear all Pending interrupts
3. Step 3:
  - a. Disable all interrupt sources to the ECC Aggregator, followed by performing Clockstop/reset sequence.
  - b. Perform Clockstop/reset sequence, while continuing to service/clear pending interrupts.

Due to interrupts being external stimuli, software has two options for step 3:

1. Disable all interrupt sources (EDC CTRL checkers) that can generate pending ECC\_AGGR interrupts prior to performing the clockstop/reset sequence
2. Continue to service/clear pending interrupts that occur while performing the clkstop/reset sequence. The sequence would proceed when all interrupts are cleared.

Software in general may need to detect pending interrupts that continuously fire during this entire sequence (ex. in the case of a stuck-at fault scenario), and disable their associated EDC CTRL safety checkers to allow the clockstop/reset sequence to progress towards completion.

**i2050 *USB: Endpoint OUT Data Queue is Locked Up Due to a Data Packet for an Endpoint that Does Not Have Associated TRB***


---

**Details:** The USB device controller stores the endpoint OUT data received on the USB bus into a queue data structure. It transfers the data from the queue to system memory if a Transfer Request Block (TRB) is available for the endpoint that owns the data. However, if a TRB is not available for this endpoint, the data stays in the queue and blocks the subsequent

**i2050** (continued)

**USB: Endpoint OUT Data Queue is Locked Up Due to a Data Packet for an Endpoint that Does Not Have Associated TRB**

data in the queue from being transferred to system memory. This occurs even if the endpoints owning the subsequent data have TRBs available.

One known use case which could be affected by this issue is a composite device that combines ACM class with another class such as MSC. ACM class drivers are known to operate without TRBs for long durations. If the other class receives data after the ACM class, it could potentially be stuck in the queue until the ACM class driver provides its TRB. This issue could be observed in general with classes that do not provide a TRB in advance or may not provide a TRB for long durations after data is received.

**Workaround(s):**

An IRQ[6] interrupt is generated by the Controller when data is received into the queue for an endpoint that does not have a TRB. The corresponding interrupt status bit for this register is called the TRBERR in EP\_STS register. Software can potentially use this interrupt to provide a TRB for the blocking endpoint. If the data is not needed immediately, the software must configure the TRB such that the data is transferred from the queue to a temporary buffer in the system memory. The data in the system memory can be consumed at a later time.


**i2052**

**CSI: CSI-Rx to CSI-Tx Retransmit Path Is Unavailable**

**Details:**

CSI\_TX\_IF module does not recognize blanking in input data. Given all sensors are expected to have blanking, the re-transmit path between CSI\_RX\_IF module and CSI\_TX\_IF module cannot be used.

Figure 3-1 shows CSI\_RX\_IF block diagram.



**Figure 3-1. CSI\_RX\_IF Block Diagram**

**i2052 (continued)      *CSI: CSI-Rx to CSI-Tx Retransmit Path Is Unavailable***

**Workaround(s):** Loop data through internal or external memory:

- Step 1: Send data from CSI\_RX\_IF capture to memory via UDMA-P.
- Step 2: Use CSI\_TX\_IF to read data via UDMA-P and output to external device.

**i2053      *VTM: Software Reads from On-Die Temperature Sensors Can Be Corrupted***

**Details:** The WKUP\_VTM\_TMPSENS\_STAT\_j[9-0] DATA\_OUT registers can be read in software to determine the last sampled temperature of each of the 'j' number of on die temp sensors on the SoC. If a read happens on the same exact cycle that a temperature sample is updated then there is a chance that the read data can be corrupted due to incorrect resynchronization between clock domains.

**Workaround(s):** Software should perform three reads from the WKUP\_VTM\_TMPSENS\_STAT\_j[9-0] DATA\_OUT registers. Software should then compute the temperature to be used based on the average of the two samples that are closest to each other.

The software pseudo code is as follows:

```
#define abs(x) (((x)<0)?-(x):(x))
unsigned int get_best_value(unsigned int s0, unsigned int s1, unsigned int s2)
{
    int d01 = abs(s0 - s1);
    int d02 = abs(s0 - s2);
    int d12 = abs(s1 - s2);

    // if delta 01 is least, take 0 and 1
    if ((d01 <= d02) && (d01 <=d12)) {
        return (s0+s1)/2;
    }
    // if delta 02 is least, take 0 and 2
    if ((d02 <= d01) && (d02 <=d12)) {
        return (s0+s2)/2;
    }
    /* in all other cases, take 1 and 2 */
    return (s1+s2)/2;
}

unsigned int get_temp()
{
    unsigned int s0,s1,s2;
    s0 = Read WKUP_VTM_TMPSENS_STAT_j [9-0] DATA_OUT;
    s1 = Read WKUP_VTM_TMPSENS_STAT_j [9-0] DATA_OUT;
    s2 = Read WKUP_VTM_TMPSENS_STAT_j [9-0] DATA_OUT;
    return get_best_value(s0,s1,s2);
}
```

**i2054      *RA: Reads from GCFG Region Can Cause Spurious RAM ECC Errors***

**Details:** A read to the Ring Accelerator (RA) Global Config Region (GCFG) can cause a read of a RAM with an illegal address. This causes the RAM to read random data which will fail the RAM ECC check. This will cause a log and interrupt to be created. The data itself is not used, so there is no functional failure, but the interrupt will make it appear there was a RAM failure.

---

**Note**

This affects the MCU NAVSS RA only, as the MAIN NAVSS RA has an aligned size so there are no illegal RAM addresses.

---

**Workaround(s):** The software that handles the RAM ECC interrupts for MCU NAVSS RA can check the address in the log registers and ignore the error if the address is beyond the limit of the

<b>i2054</b> (continued)	<p><b><i>RA: Reads from GCFG Region Can Cause Spurious RAM ECC Errors</i></b></p> <hr/> <p>RAM (which is the number of rings supported by the RA). The software can just clear the error.</p>
<b>i2055</b>	<p><b><i>UDMAP: Packet Mode Descriptor Address Space Select Field Restrictions</i></b></p> <hr/> <p><b>Details:</b> The UDMAP is used to perform several different types of data transfer including block copy and packet mode.</p> <p>Packet mode transfers are designed to be used when the application requires support for true, unlimited fragment count scatter/gather type operations.</p> <p>The Address Space Select field of the packet descriptor is used by the infrastructure as an identifier for which address space this particular memory region is located within. Address space 0 is the default unified address space for a given device. Address spaces 1-15 are used for alternate address maps which may be external to the device (PCIe/ Hyperlink) or in other 'tiles' on large devices.</p> <p>SW is recommended to avoid non-zero Address Space Select values in the descriptors used in packet mode transfers only. Block copy and other transfer types supported by UDMAP are unaffected.</p> <p>Use of non-zero Address Space Select values in packet mode transfers can result in unintended memory accesses.</p> <p><b>Workaround(s):</b> SW is recommended to avoid non-zero Address Space Select values in the descriptors used in packet mode transfers.</p> <p>Use of non-zero Address Space Select values in packet mode transfers can result in unintended memory accesses.</p>
<b>i2062</b>	<p><b><i>RAT: Error Interrupt Triggered Even When Error Logging Disable Is Set</i></b></p> <hr/> <p><b>Details:</b> If the RAT error logging is programmed to disable logging and enable interrupts, then an error will incorrectly trigger an interrupt but the error log registers will correctly not be updated. The error interrupt should not have been generated.</p> <p><b>Workaround(s):</b> If the RAT error logging is disabled, then the error interrupt should also be disabled by software.</p>
<b>i2063</b>	<p><b><i>C71x: VCOP Aliasing for CPU Loads and Stores Is Not Supported for Non-Aligned Accesses to the Last Line in the IBUF Buffers</i></b></p> <hr/> <p><b>Details:</b> The C71x memory system supports EVE-style VCOP aliasing for CPU loads and stores, in addition to DMAs and accesses made through the streaming engine. When this aliasing is enabled, non-aligned loads and stores to the last line (128 bytes) in the IBUF buffers may not get aliased in some configurations.</p> <p><a href="#">Table 3-1</a> shows the actual behavior.</p>

**i2063 (continued) C71x: VCOP Aliasing for CPU Loads and Stores Is Not Supported for Non-Aligned Accesses to the Last Line in the IBUF Buffers**
**Table 3-1. Behavior of CPU Aliasing**

CPU Aliasing ON					
	IBUFLA	IBUFHA	IBUFLB	IBUFHB	L1D Action
Owned	CPU	CPU	DMA	DMA	No issue
	DMA	DMA	CPU	CPU	No issue
	DMA	CPU	CPU	DMA	See (1)
	CPU	DMA	CPU	DMA	See (2)

- (1) On a non-aligned access to the last line in IBUFLA, where the line spills into IBUHA, both lines will get aliased.
- (2) On a non-aligned access to the last line in IBUFLA, where the line spills into IBUHA, both lines not will get aliased.

**Workaround(s):** The IBUF buffers should be sized such that the last lines (128 bytes) for all the four buffers are not used.

**i2064 C71x: DMA Accesses to L1D SRAM May Stall Indefinitely in the Presence Cache Mode Change or Global Writeback in Specific Conditions**

**Details:** DMA reads or writes to L1D SRAM may stall indefinitely. These transactions are required to sensitize this condition:

1. L1D Cache Mode Change or Global Writeback/Writeback w/ invalidate. These are initiated by ECR writes to CPU registers.
2. CPU loads while the cache mode change or global Writeback is in progress. This can be due to a CPU transaction that is scheduled in parallel with the MOVC instruction that writes to the ECR register.
3. DMA Reads or Writes to a buffer in L1D SRAM.

These transactions do not need to be to the same address, but #2 and #3 have to be in flight when #1 is in progress. In this case, the DMAs stall indefinitely even after the cache mode change or global Writeback finishes.

**Workaround(s):** Avoid doing DMAs to buffers mapped to L1D SRAM.

**i2065 C71x: The C71x Memory System and CPU May Stall Indefinitely in the Presence L1D Snoops**

**Details:** These are transactions and conditions that need to happen in a small time window.

Transactions:

1. Streaming engine reads to MSMC or DDR, which miss L2 cache, and go out as a read to MSMC for a line fill.
2. Streaming engine reads to MSMC or DDR, which miss L2 cache, but may be cached in L1D. These reads generate snoops to L1D.
3. CPU loads miss L1D and L1D sends them to L2 for cache line fills (multiple reads).
4. CPU loads or stores cause L1D to evict lines from its cache, resulting in victims to L2 (multiple victims).
5. L1D is responding to snoops, with snoop data.
6. MSMC is responding to the L2 misses with read response data.
7. Snoop responses from L1D (#5) and read response from MSMC (#6) are being routed to streaming engine.

Conditions/Stalls:

**i2065 (continued)**      ***C71x: The C71x Memory System and CPU May Stall Indefinitely in the Presence L1D Snoops***

---

1. The L1D victims and snoop responses fill up the entire L1D pipeline and the buffers in L1D and L2, with the result that L1D is unable to send down any more victims or snoop responses to L2.
2. L2 is processing the read misses from L1D, but is unable to send back any more read response data to L1D since the L1D pipeline is full.

In this situation, the memory system stops servicing streaming engine reads. This can cause the CPU to stall indefinitely.

**Workaround(s):** There are multiple ways in which this can be avoided. Removing any one transaction prevents this stall from happening. Any of these workarounds can be used. They are independent of each other, and applying even one workaround will avoid this condition.

**Workaround 1:** Flush the buffer from the L1D cache, before reading from the streaming engine, which eliminates L1D snoops.

**Workaround 2:** Prevents L1D snoops by not sharing buffers between L1D and Streaming engine.

**Workaround 3:** Flush the L1D victim cache to prevent L1D victims.

**Workaround 4:** Map either the streaming engine reads or the CPU loads to L2, instead of MSMC or DDR, thus avoiding cache misses.

**i2067**      ***USB: Race Condition while Reading TRB from System Memory in Device Mode***

---

**Details:** The following sequence will ensure that stale data is not transferred:

1. Software needs to mark the initial TRB in TD as invalid (cycle bit points to software ownership).
2. Software needs to prepare all other TRBs in TD
3. Software will defer making initial TRB in TD as valid until DMA is done transferring all TRBs in existing TD. Software waits for IRQ[6] interrupt with TRBERR flag set before marking this TRB as valid (change cycle bit to indicate hardware ownership).

**Workaround(s):** USB device controller uses 12-byte Transfer Request Block (TRB) data structures that are used to form a transfer ring in system memory. TRB contains the pointer to data buffer in memory that contains data to be transferred over USB or the location to store the data received over USB. Transfer ring management uses producer-consumer model where the software is the producer and Controller is the consumer. Ownership of a TRB is transferred between software and hardware using 'Cycle' bit field within the TRB. Software write of TRB into memory and hardware read of TRB from memory are expected to be atomic operations.

The issue arises because controller reads the TRB from system memory using two independent DMA transactions (8-byte transaction followed by a 4-byte transaction). As a result, TRB read operation by the controller is not atomic. If the software write to TRB occurs after hardware has read the first 8 bytes, this could lead to stale data transfer on IN transaction and stale data provided to software on OUT transaction.

The 'Cycle' bit is the least significant bit, which is read by the Controller in the second DMA transfer. Race condition exists because software write could be interleaved between the two read transactions. The following order of events could lead to corrupted data transfer on the USB bus:

1. Controller reads the 8 most significant bytes of the TRB. The data buffer pointer in this TRB may be old.
2. Software writes the 12-byte TRB in an atomic manner. This updates the data buffer pointer in the TRB to the new location.

- i2067** (continued) ***USB: Race Condition while Reading TRB from System Memory in Device Mode***
- 
3. Controller reads the remaining 4 bytes of the TRB. Since cycle bit was updated by software in previous step, Controller sees this as a valid TRB even though data buffer pointer is incorrect.
- This issue only affects Device mode.
- i2079** ***C71x: DMA Accesses to L1D SRAM May Stall Indefinitely in the Presence of CPU Traffic in Specific Conditions***
- 
- Details:** DMA reads or writes to L1D SRAM may stall indefinitely. These transactions are required to sensitize this condition:
1. Buffer/line 'A' previously allocated in L1D cache.
  2. CPU reads miss L1D cache to buffer/line 'A'.
  3. Streaming engine reads to buffer/line 'A'.
  4. DMA reads or writes to a buffer in L1D SRAM.
- Note that transactions #1, #2 and #3 are to the same buffer/line, while #4 is to a different buffer/line. This can encounter a condition which causes the DMAs to stall indefinitely.
- Workaround(s):** Avoid doing DMAs to buffers mapped to L1D SRAM.
- i2081** ***Boot: ROM Code Maximum Timeout per Boot Mode Is Half the Original Timeout Value from TRM***
- 
- Details:** The maximum timeout implemented in the ROM code per boot mode is half the original timeout value. For example, in UART boot mode, the maximum timeout is documented as 120 s, while on the device the actual timeout is 60 s.
- This issue applies to all timeout values implemented by all boot modes.
- This impacts the maximum image size downloaded by the ROM code in case of UART boot; currently it supports booting of images up to 300KB.
- Workaround(s):** None. For UART boot, the ROM code supports only booting of image up to 300KB size.
- i2083** ***CPTS: GENF (and ESTF) Reconfiguration Issue***
- 
- Details:** Re-configuring a GENF/ESTF function after having been previously configured has an issue. Issue details:
- If GENF re-configuration occurs when the GENF output is logic one then the re-configuration comparison time will be a half-count instead of the full count, and the GENF output will be off by 1/2 cycle. The re-configured cycle will be correct if the GENF output is logic zero when the re-configuration occurs.
- Workaround(s):** GENF reconfiguration can only happen after a SOC hardware reset.
- i2085** ***PCIe: Gen2 Capable Endpoint Devices Always Enumerate as Gen1***
- 
- Details:** When a PCIe Gen2 capable End Point (EP) is connected to the SoC configured as a Root Port (RP), the RP fails to enumerate in Gen2 mode and always falls back to Gen1 mode even if autonomous speed change is enabled on both ends of the link.
- Workaround(s):** Once the link reaches L0 state, software can initiate link re-train by setting the PCIE\_CORE\_LM\_I\_LINKWIDTH\_CONTROL\_REG[31] EPLSCL bit in the PCIe RP. This will force the RP to re-enumerate and achieve Gen2 speed.



**i2086** ***PCIe: MMA Unsupported Request (UR) or Configuration Request Retry Status (CRS) in Configuration Completion Response Packets Results in External Abort***

**Details:** When the PCIe Root Port (RP) is enumerating a PCIe multi-function End Point (EP) device or a PCIe switch, the EP may respond with an Unsupported Request (UR) or a Configuration Request Retry Status (CRS) to a configuration read from the RP. The UR response is returned when the RP tries to access a Bus Device Function (BDF) resource that is non-existent in the EP. This type of configuration access and the UR response is expected during the enumeration process. The UR and the CRS response from the EP results in a bus error in the PCIe RP which causes a data abort to the CPU.

**Workaround(s):** One of the following workarounds can be used:

1. For multi-function EP devices that support Alternate Routing ID (ARI) capability, software can avoid scanning non-existent functions by using the ARI “Next Function” field, which points to the next physical function in the device. This will prevent UR response from the EP device during enumeration.
2. DMA can be used to proxy configuration space transactions during enumeration instead of being directly issued by CPU.

**i2087** ***C71x: MMA HWA\_STATUS Reports Errors Before Application Starts***

**Details:** Due to uninitialized internal state, the Matrix Math Accelerator (MMA) attached to the C71x may report errors in the FirstErrorCode and LastErrorCode fields of the HWA\_STATUS register after power-on. Because these fields are sticky, any subsequent HWARCV instruction may throw a C71x exception.

**Workaround(s):** After power-on, a short instruction sequence running on the C71x can initialize the internal MMA state before the first execution of normal MMA operation. Only one execution of the sequence is required.

The sequence generates a valid HWA\_CONFIG and HWA\_OFFSET value, loads it into the MMA, then clears the sticky error codes.

The sequence, in C71x assembly code is:

```

PROT
MVK32 .M2 0x0,B0 ; clear low word of VB0
VDUPW .C2 B0,VB0 ; duplicate word across VB0
HWAOPEN .L2 VB0,VB0,0 ; clear HWA_CONFIG and HWA_OFFSET
HWACLOSE .S1 0 ; clear any error conditions
    
```

**i2090** ***MMCS1: MMCS1 and MMCS2 Speed Issue***

**Details:** MMC1/2 data read and write operations fail at SDR104 (200 MHz SDR) due to timing issue on the output DAT and CMD path. This causes erroneous data to be transmitted out in SDR104 mode, and limits proper MMC1/2 data read and write operations to 100 MHz clock frequency.

**Workaround(s):** Reduce clock frequency when performing data operations to 100 MHz for MMC1 and MMC2.

**i2091** ***USB: 2.0 PHY Hangs if Received Signal Amplitude Crosses Squelch Threshold Multiple Times Within the Same Packet***

**Details:** USB 2.0 PHY implements a squelch detection circuit on the receiver to ensure noise is not interpreted as valid data when the bus is idle. The squelch circuit blocks invalid data by disabling the receiver output while the DP/DM differential signal amplitude is less than the squelch threshold.

**i2091 (continued)     *USB: 2.0 PHY Hangs if Received Signal Amplitude Crosses Squelch Threshold Multiple Times Within the Same Packet***

---

The PHY may hang if the DP/DM differential signal amplitude drops below the squelch threshold for a brief period of time and increases back above the squelch threshold within the same packet. The issue does not occur if the DP/DM differential signal amplitude crosses the squelch threshold during the idle time between two packets.

**Workaround(s):** The issue can be avoided by ensuring the DP/DM differential signal amplitude applied to the receiver input remains above the squelch threshold during valid data transfers.

**i2092     *USB: Invalid Termination of DMA Transfer for Endpoint Following Isochronous Endpoint in SuperSpeed Device Mode***

---

**Details:** SuperSpeed Isochronous OUT transaction from host uses Last Packet Flag (LPF) field to indicate that the current packet is the last packet for this service interval. DMA uses this flag to stop handling transfer descriptor for this endpoint for the current service interval.

Hardware bug causes LPF to be incorrectly applied to the endpoints being serviced after the Isochronous endpoint that received LPF set. This causes invalid termination of transfer descriptor processing by the DMA for the subsequent endpoints. As a result, only one TRB will be processed in each transfer descriptor for these endpoints. Subsequent endpoints can be of any type including Control (EP0) or Bulk. This issue violates rules for handling transfer descriptor.

There is no workaround for this issue. As a result, Isochronous OUT endpoint for SuperSpeed device mode is not supported.

**Workaround(s):** None.

**i2093     *USB: DMA Hangs if USB Reset is Received During DMA Transfer in Device Mode***

---

**Details:** USB Controller contains a DMA master port used for transferring data to and from the system memory. This DMA master port may not properly terminate the transfer if bus reset (2.0 reset or warm/hot reset for Superspeed) is received while the DMA transfer is active. This can lock up the DMA master.

USB 2.0 bus reset or SuperSpeed Warm/Hot reset may be issued by the USB host in response to abnormal operation by the USB device. USB host will first try to recover from the error condition (for example CRC error in data packet) through transaction retries before issuing reset. During this time, the USB data buffers in the controller will be temporarily unavailable for new DMA transfers. This gives opportunity to finish pending DMA transfer. The following aspects affect the probability of receiving reset while DMA is active:

- Time required for host to detect abnormal behavior of the device.
- Time required for host to retry transactions and time required for device to respond to retries.
- Time required for host to initiate reset signaling.
- Time required for device to finish pending transfers for all available on-chip buffers.

If the system latency is extremely high, the reset may be received while the DMA transfer is still in progress or pending.

This issue impacts all speeds, but the probability of occurrence is very low.

This issue only affects device mode.

**Workaround(s):** The following two options can be used to recover from this very unlikely scenario. USB subsystem reset is required to recover once a DMA lockup occurs.

**i2093** (continued)

***USB: DMA Hangs if USB Reset is Received During DMA Transfer in Device Mode***

Option1: Use other system level mechanism to detect lockup and reset USB subsystem. If DMA locks up after reset, host will not be able to enumerate the device. Host may retry resetting the device again, but subsequent retries will fail since bus reset is not sufficient to recover from DMA lockup. After unsuccessful enumeration, host software has to raise the issue to system level so that alternate mechanism can be used to convey lockup to device.

Option2: Following software workaround can be used to detect DMA lock up and reset the subsystem. The following is the workaround procedure.

1. Software checks if AXI is idle when the first descriptor missing interrupt occurs after bus reset. AXI status can be checked by reading AXI\_IDLE MMR bit in DMA\_AXI\_CAP register. If AXI is idle, software proceeds to step 2. If AXI is not idle, software proceeds to step 6.
2. Initiate a dummy DMA transfer by following below steps.
  - Configure a dummy IN1 endpoint.
  - Prepare TRB and data packet for IN1. Enable Interrupt-on-Completion (IOC) for this transfer.
  - Ring doorbell for IN1
  - Start T2 timer where  $T2 < 50\text{ms}$ . Suggested T2 time is 40ms in order to allow sufficient time for DMA to finish dummy transfer if DMA is not hung
3. Wait for IOC interrupt. If IOC interrupt is received, proceed to step 3. If T2 timer elapses and IOC was not received, then proceed to step 6.
4. Check that IN1 data is correct by reading BUF\_ADDR, BUF\_DATA, and BUF\_CTRL MMR in Controller register space. If data is correct, proceed to step 5. If data is incorrect, proceed to step 6.
5. DMA master is not hung if this step is reached. Software can proceed with further programming to service the SETUP packet. Workaround flow can be exited.
6. DMA master is hung if this step is reached. Software performs the following steps to recover USB subsystem from the hang:
  - Force device disconnect.
  - Start T1 timer where  $T1 \geq 200\text{ms}$ . T1 needs to be greater than 200ms in order to allow host to recognize device disconnect. A higher T1 delay can be used if the system can tolerate more downtime. In the highly unlikely scenario that any USB transfers are still pending after this delay, resetting the subsystem can potentially lockup the system bus and may lead to full chip reset. Higher T1 delay provides more time for any pending system bus transfers to finish.
  - Software initiates a force reset of USB subsystem using respective LPSC.
  - Wait until T1 timer elapses.
  - Restart USB subsystem by following same steps performed after power on reset to setup USB in device mode.

**i2094**

***PCIe: End of Interrupt (EOI) Not Enabled for PCIe Legacy Interrupts***


**Details:**

A PCIe End Point (EP) can signal a legacy interrupt at the PCIe Root Port (RP) by issuing an ASSERT\_INTx/DEASSERT\_INTx message. The ASSERT\_INTx message causes a level output signal at the boundary of the PCIe RP controller to go high and the DEASSERT\_INTx message causes the same output signal to go low. This level output signal from the controller is converted to a pulse for signaling an interrupt to the SoC interrupt controller.

The EP can issue a single ASSERT\_INTx message and maintain the level output of the RP controller high without issuing a DEASSERT\_INTx message if there is pending work to be done. The End of Interrupt (EOI) feature in the interrupt logic is used to re-trigger the pulse interrupt to the SoC interrupt controller from a level signal that remains asserted.

- i2094 (continued)**      ***PCIe: End of Interrupt (EOI) Not Enabled for PCIe Legacy Interrupts***
- 
- The EOI feature has not been enabled for the PCIe legacy interrupts. This will result in only a single pulse interrupt to be generated to the SoC interrupt controller even if the level output signal from the PCIe RP remains asserted high.
- As a result of this issue, legacy interrupt in RP mode cannot be used if EPs attached to this RP cannot guarantee DEASSERT\_INTx message for each interrupt event.
- Workaround(s):**      PCIe EP can use MSI/MSI-X to signal interrupts to the PCIe RP in lieu of legacy interrupts.
- 
- i2095**                      ***RA: Peek to Tail Returns Wrong Data***
- 
- Details:**                      The Ring Accelerator (RA) peek from tail function does not work correctly. The RA will read the wrong location instead of the tail element, so the data will not match the real tail element.
- Workaround(s):**      Users should not use this function as it is not reliable, as there is no workaround.
- 
- i2096**                      ***UART: Spurious UART Interrupts When Using DMA***
- 
- Details:**                      Spurious UART interrupts may occur when DMA mode (UART\_FCR[3] DMA\_MODE) is enabled and DMA is used to read data from RX FIFO. The Interrupt Controller flags that a UART interrupt has occurred; however, the associated UART\_IIR\_UART[0] IT\_PENDING bit remains set to 1, indicating that no interrupt is pending.
- Workaround(s):**      Acknowledge the spurious interrupts for every occurrence. The issue can be avoided by disabling Receive Data Interrupt (RDI) using the UART\_IER\_UART[0] RHR\_IT bit; however, be aware that this also disables RX timeout interrupts, which may not be practical for all use cases.
- 
- i2097**                      ***DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame***
- 
- Details:**                      Disabling a layer (for example VID1) connected to an OVR (that is toggling DSS\_VID\_ATTRIBUTESx[0] ENABLE from 1 to 0) may result in synclost during the next frame. The synclost may result in a corrupted or blank frame (all pixel data sent out of DSS during the frame is 0x0). The occurrence of synclost is dependent on the timing of setting the GO bit (that is DSS\_VP\_CONTROL[5] GOBIT to 1) vis-à-vis the disabling of the layer. If the “disable layer” MMR write operation and “set GO bit” MMR write operation happens within the same frame boundary, no synclost occurs. If the operations happen across the frame boundary, then synclost occurs (for one frame). The design automatically recovers and returns to normal operation from the next frame after GO bit is set, see [Figure 3-2](#).

**i2097 (continued) DSS: Disabling a Layer Connected to Overlay May Result in Synclost During the Next Frame**



**Figure 3-2. Bug Condition**

**Workaround(s):** A simple software workaround exists. In the workaround, prior to disabling a layer on the OVR, it is moved to the “non-visible” area of the OVR (for example: `DSS_OVR_ATTRIBUTES_x[17-6] POSX = max_value_of_posx` or `DSS_OVR_ATTRIBUTES_x[30-19] POSY = max_value_of_posy`). This avoids the synclost when the layer is disabled.

A sample software workaround pseudo-code is shown on [Figure 3-3](#). In this case, the regular “disable layer” MMR write operation and “set GO bit set” MMR write operation are replaced with macros which implement the software workaround.

```

macro disable_layer (overlay n , layer m)
set OVR[n].ATTRIBUTES2[m].POSX = posx_max;
set OVR[n].ATTRIBUTES2[m].POSY = posy_max;
global_ovr_layer_disable_tracker[n][m] = 1;
endmacro

macro set_go_bit (vp n)
if(!global_ovr_layer_disable_tracker[n])//any bit set
{
set VP[n].CONTROL.GOBIT = 1;
Wait for 10 DSS FUNC CLK cycles;
for (i=0;<NUM_LAYERS;i++)
{
if(global_ovr_layer_disable_tracker[n][i])
{
Clear OVR[n].ATTRIBUTES[i].ENABLE = 0;
global_ovr_layer_disable_tracker[n][i] = 0;
}
}
}
set VP[n].CONTROL.GOBIT = 1;
endmacro
    
```

- Replace layer disable MMR write operation with a macro which positions the layer to the non-visible area of the OVR
- Track which layers are disabled. This will be used while GO bit is set
- Replace GO bit set MMR write operation with this macro
- First, set GO Bit for the changes in “disable\_layer” macro (and any other earlier changes) to take effect
- After the first GO bit set, few idle\_cycles (10 DSS functional clock cycles) are necessary before we move to the second step
- In the second step, actually disable the layers based on the previously tracked information
- Set the GO bit for the second time for the disable of the layers to take effect

**Figure 3-3. Workaround Pseudo-code**

**i2098 SA2\_UL: Auth/Decrypt Operations with 2nd Input Thread Does Not Send the DMA Packet Out**

**Details:** Thread muxing mode in ETYPE=5 (SA2\_UL) can have unpredictable results ranging from lost data to crediting overflow on the UDMAP. This prevents use of destination thread 1, and source threads 2 and 3 of ETYPE=5 (SA2\_UL).

**Workaround(s):** None. Destination thread 1, and source threads 2 and 3 cannot be used on SA2\_UL.

ADVANCE INFORMATION

<b>i2099</b>	<p><b><i>R5FSS: Deadlock Might Occur When One or More MPU Regions are Configured for Write Allocate Mode</i></b></p> <hr/> <p><b>Details:</b> There are two conditions where R5FSS can deadlock:</p> <ul style="list-style-type: none"> <li>• When software is performing series of store operations to cacheable write back/write allocate memory region and later on software execute barrier operation (DSB or DMB). R5FSS may hang at the barrier instruction.</li> <li>• When software is performing a mix of load and store operations within a tight loop and store operations are all writing to cacheable write back/write allocates memory regions, R5FSS may hang at one of the load instruction.</li> </ul> <p><b>Workaround(s):</b> Disabling linefill optimization inside R5FSS will eliminate deadlock condition.</p> <p>To disable the linefill optimization, the software needs to set bit 13 (DLFO) of Auxiliary Control Register (See Cortex-R5F Technical Reference Manual for how to update Auxiliary Control Register).</p>
<b>i2100</b>	<p><b><i>PCIe: Endpoint Destination Select Attribute (ASEL) Based Routing Issue</i></b></p> <hr/> <p><b>Details:</b> The system DMA in a PCIe End Point (EP) can issue outbound PCIe requests with the destination select attribute (ASEL) set to a non-zero value. This will enable the PCIe controller to bypass the Address Translation Unit (ATU) and the address issued by the system DMA will be used as the outbound PCIe address.</p> <p>The function number used in the outbound PCIe Transaction Level Packet (TLP) is incorrectly tied off to 0 when bypassing ATU. As a result, multi-function EP cannot use non-zero ASEL to bypass ATU. All multi-function EP transactions have to be translated by ATU to ensure correct function number in TLP.</p> <p>If a multi-function EP issues non-zero ASEL transaction, it may result in an Unsupported Request (UR) at the PCIe Root Port (RP).</p> <p>This issue does not affect single-function EP as function number is always zero.</p> <p><b>Workaround(s):</b> There is no workaround identified for supporting non-zero ASEL outbound transactions in a multi-function EP.</p>
<b>i2101</b>	<p><b><i>GIC: ITS Misbehavior</i></b></p> <hr/> <p><b>Details:</b> GIC AXI master traffic goes through protocol conversion bridge to access memory. Because of the misconfiguration of this protocol conversion bridge AXI read request generated on one particular ARID will not be returned by the bridge.</p> <p>This will cause all ITS requests on that particular Device ID, for which read access was requested to fail.</p> <p><b>Workaround(s):</b> In the boot sequence, software needs to setup 5 dummy device IDs, which can be marked as reserved in TRM, and then sends ITS request for the first 2 device IDs. This sequence should use up unsupported ARID which will not be used by GIC during application and no ITS misbehavior would be seen.</p> <p>Other combination of workaround can be setup 6 dummy device IDs and send ITS request to first device ID, setup 7 dummy device IDs and send ITS request to first 4 device IDs.</p>

**i2102** ***UFS: Auto-Hibernate can cause false entry/exit errors***

**Details:** The UFS module can falsely report that Hibernate entry/exit was unsuccessful during a successful Auto-Hibernate entry/exit process. These errors will be reported in the UFS\_IS[6].UHES and UFS\_IS[5].UHXS registers.

**Workaround(s):** Software should disable the Auto-Hibernate feature permanently by setting the Auto-Hibernate Idle Time Value to zero via register field UFS\_AHIT[9:0].AH8ITV.

**i2103** ***Safety Modules: Incorrect Reporting of ECC\_GRP, ECC\_BIT and ECC\_TYPE Information for Functional Safety Errors***

**Details:** For functional safety errors, the logged information - ECC\_GRP, ECC\_BIT, and ECC\_TYPE in the Error Status Registers may be incorrect for certain safety checkers. This only applies to safety checkers that map to ECC\_GRP = 0,15,31,47,63...(N\*16-1). In the case for the DDR Bridge/Controller, the issue only applies to the safety checkers where ECC\_GRP = 0,31,63...(N\*32-1).

This issue affects all Safety Module instances and their sub-banks. Refer to section Safety Modules of the device TRM.

Note: The detection and interrupt signaling of these safety errors is unaffected. Only the logging of the aforementioned fields of the Error Status Registers are affected.

**Workaround(s):** None. For these specific safety checkers, software is limited to knowing whether a correctable or uncorrectable error occurred and which Safety Module instance had the error (thus knowing the IP module), but not which exact safety checker encountered the error.

**TI REFERENCES, APPROVERS** [MAXWELLAPPS-3499](#)

**i2103** ***Internal Diagnostics Modules: Incorrect Reporting of ECC\_GRP, ECC\_BIT and ECC\_TYPE Information for Functional Safety Errors***

**Details:** For functional safety errors, the logged information - ECC\_GRP, ECC\_BIT, and ECC\_TYPE in the Error Status Registers may be incorrect for certain safety checkers. This only applies to safety checkers that map to ECC\_GRP = 0,15,31,47,63...(N\*16-1). In the case for the DDR Bridge/Controller, the issue only applies to the safety checkers where ECC\_GRP = 0,31,63...(N\*32-1).

This issue affects all Internal Diagnostics Module instances and their sub-banks.

Note: The detection and interrupt signaling of these safety errors is unaffected. Only the logging of the aforementioned fields of the Error Status Registers are affected.

**Workaround(s):** None. For these specific safety checkers, software is limited to knowing whether a correctable or uncorrectable error occurred and which Internal Diagnostics Module instance had the error (thus knowing the IP module), but not which exact safety checker encountered the error.

**i2115** ***OSPI: OSPI Boot Doesn't Support Some xSPI Modes or xSPI Devices***

**Details:** For background, the various OSPI and xSPI protocols are described according to bit-width (1 or 8) and data rate (S or D for \*S\*ingle Data rate or \*D\*ouble Data rate) for the Command/Address/Data segments of the protocol.

The SoC's ROM OSPI boot mode supports 1S-1S-1S mode and 1S-1S-8S mode.

**i2115 (continued)      *OSPI: OSPI Boot Doesn't Support Some xSPI Modes or xSPI Devices***


---

The xSPI protocol defines 1S-1S-1S mode for general backwards compatibility, and 8D-8D-8D for maximum throughput. The ROM OSPI boot mode is compatible with 1S-1S-1S mode, but is not compatible with 8D-8D-8D mode.

Some SPI Flash memory devices also offer the legacy 1S-1S-8S mode, which is compatible with the ROM OSPI boot mode.

Note that the OSPI IP can in general support 8D-8D-8D mode with an appropriate software driver. The limitation is only for ROM boot which hard codes the 1S-1S-1S and 1S-1S-8S modes.

**Workaround(s):** If 8-bit data rate is required for boot, a SPI Flash memory device should be carefully selected that is compatible with 1S-1S-8S mode of operation.

If 1-bit data is sufficient for boot, an xSPI Flash memory device should be chosen that explicitly supports the 1S-1S-1S mode at boot. Different memory vendors may only support this mode on specific part variants.

TI has identified that Micron's Xccella OSPI flash is compatible with 1S-1S-8S mode. Cypress Semper Flash does not support 1S-1S-8S mode, and device part numbers should be chosen that explicitly support the 1b boot mode.

**i2116      *MSMC: Set-hazarding logic withholding RT access waiting on NRT access completion***


---

**Details:** The DDR controller prioritizes writes over reads to the same page. Additionally, MSMC hazards transactions on the same set regardless of the real-time attribute. Due to these two facts, a stream of writes to the same page followed by a non real-time read to the same page can effectively block out a real-time access command indefinitely.

Example sequence:

1. Stream of Writes to page A sent from MSMC to DDR Controller
2. Non Real-Time Read to page A sent from MSMC to DDR Controller
  - This command will be stalled in the DDR Controller behind the completion of the 1) Stream of Writes
3. Real-Time Access to same set as the 2) Non Real-Time Read will be stalled inside MSMC due to Set Hazarding

**Workaround(s):** Software should attempt the following workarounds in order of least to most impact to SW.

1. Cadence DDR controller prioritizes writes to the same page over a read from another page causing a delay in returning the read. Try reducing the DDR controller `command_age_count` from 0x0 to 0xF - corresponding to reducing the command age count from 16 DDR refresh cycles (62 us) to 1 refresh cycle (3.9 us). In most of the cases issue is resolved with this setting, but in some cases there are still some underflows. In that case SW may require either 2 or 3 workaround.
2. If possible set the ARM MMU attribute to configure DDR as "Normal memory" instead of "Device memory" type. This makes ARM to DDR access to be more efficient and helps to alleviate the problem. This is the observation based on test results so far, but it may need more analysis and further system testing. If this workaround is not possible in the system, SW may require workaround 3).
3. If possible make the Real-Time access as non IO-coherent. Set the RT access `ATYPE = 3` for non-virtualized cases, and set `ATYPE=1 & MEMTYPE=0` for PVU specific cases. This forces the RT traffic to bypass the MSMC set-hazarding logic. SW will have to do the cache operations.



**i2117** ***C71x: Register Corruption When MMA HWARCV is in Parallel With Load or Store With uTLB Miss***

**Details:** The C71x has the possibility of data corruption for certain circumstances on an HWARCV instruction. The symptom is that every 8<sup>th</sup> byte of the 64Bytes of data from the HWARCV data is corrupted with an arbitrary result (every 8<sup>th</sup> starting from the least significant byte of the vector). The value seen in the corrupting bytes is likely all zeros unless floating point instructions were executed previously on the .S2 unit. The condition under which this can occur has to do with three cases of resolving whether certain instructions that are in parallel with the HWARCV instruction must take extra time to determine whether the execution of that instruction will result in an exception, AND in the execute packet after this HWARCV instruction there is no instruction on the .S2 unit which will write a result into a 64 byte register.

**Workaround(s):** When adding the compiler switch --silicon\_errata\_i2117 to the command line of the C71x compiler, the compiler automatically ensures that there is an instruction on the .S2 unit that writes to a 64 byte vector register following all HWARCV .S2 instructions. This action ensures that one of the required conditions for encountering this issue is not met. If there is no useful work to be performed, the compiler inserts a dummy instruction which writes to an unused register, and is effectively a NOP instruction.

**i2118** ***R5FSS: Debug Access in Lock-Step Mode May Result in Failure***

**Details:** Debug accesses may result in R5FSS going out of lock-step. The debug access could be any debug operation where the debug subsystem is controlling the following R5FSS inputs - cpuhalt, dbgen, niden, dbgnoclkstop. This issue happens only rarely. As a result lock-step miscompare interrupt will fire from R5FSS towards the ESM (Error Signaling Module) in the SoC. Also, the second core (R5FSS\_CORE1) will no longer be functional.

**Workaround(s):** User can disable R5FSS interrupts in the ESM and continue with the debug operation of first core (R5FSS\_CORE0).

Another workaround is to do all code debug in Split (non lock-step) mode. From a debug perspective, there is no difference in Split mode vs Lock-step mode – it is the same code which runs on both the cores.

**i2119** ***HyperBus: HyperBus is Not Functional***

**Details:** Due to an internal timing violation, the HyperBus™ interface is not functional.

**Workaround(s):** None. HyperBus should not be used.

**i2120** ***C71x: SE Hangs on Non-Parity Error Detection in Transposed Streams With LEZR***

**Details:** The C71x Streaming Engine's (SE) pipeline for returning formatted data and return report internal error information is always monitoring the tags for the data that it is working on. When an error is detected for a line of data used to format data back to the CPU, all fetching side execution for queuing up commands to go to UMC, uTLB, and the formatting pipeline back to CPU is halted.

In general operation, the only tags monitored for errors are the ones being used for the current command. For transposed mode, this is all tags touched by the current array column. A gap in suppressing internal tag monitoring causes the formatting pipeline to monitor tags that it is not currently working on while creating zero vectors for the LEZR feature. If the SE's fetching side encounters and records an error for a future column, the formatting side may notice it and halt the fetching side before the command for that column has been committed for formatting.

**i2120** (continued)     ***C71x: SE Hangs on Non-Parity Error Detection in Transposed Streams With LEZR***

Errors are only reported back to the CPU for commands that are internally committed for formatting, thus halting internal execution before committing the column results in no error being reported to the CPU. Because the SE has halted fetching operations without reporting an error, the CPU proceeds to hang, waiting for either return data or an error from the SE, until an unrelated external event or interrupt occurs.

**Workaround(s):**     The only 100% workaround is to not use stream templates with both LEZR and transposed mode enabled.

ADVANCE INFORMATION

**i2121**

***STOG: Flushing Gasket while there is a write transaction in flight can result in dropped write responses***

---

**Details:**

Flushing the Slave Timeout Gasket while there is a write transaction in-flight can result in some auto-generated write responses (by the gasket) to not be generated. The in-flight write transaction must be accepted by the gasket, but not yet progressed fully through the gasket to the destination side interface. The end result is that a Master IP may be waiting on write responses which are dropped and never returned, thus hanging the Master IP. The gasket's internal scoreboard is also corrupted as a result.

By flushing the gasket, Master IPs that send write transactions through the gasket can hang, breaking the FFI System Solution. The gasket never reaches the idle state and thus cannot be clock stopped.

**Workaround(s):**

STOG should be left in disabled/bypass mode.

**i2122** ***STOG: Flushing Gasket concurrently with Gasket receiving a write response can cause indefinite non-idleness***

---

**Details:** Flushing the gasket around the time a write response is also received by the gasket can result in the gasket's internal scoreboard getting corrupted. The corruption can prevent in the gasket from ever returning to the idle state.

The issue can also occur with a transaction timeout, but it is unlikely that a response would return after a sufficiently large timeout period.

**Workaround(s):** The software should only flush the gasket in response to a timeout occurrence/interrupt. The gasket should not be arbitrarily flushed.

**i2123**

***STOG: Timed Out Emulation Debug write responses from the Slave Gasket always return Success***

---

**Details:**

When the gasket flushes transactions, all responses should go back with a time-out error, but in the case of emulation debug writes, the response is incorrectly returned as Success.

**Workaround(s):**

SW should not assume emulation debug writes are successful when there is a system timeout occurrence/interrupt.

**i2124** ***STOG: Read command timeout can result in a gasket hang.***

---

**Details:** When there is a read command timeout on the destination side interface (i.e. the interface is hung) and there are write transactions already outstanding, the Slave Timeout Gasket hangs and some auto-generated read/write responses may be dropped, thus hanging any Master IPs waiting on those responses.

**Workaround(s):** STOG should be left in disabled/bypass mode.

**i2126**

***STOG: Error miscounting when there are two concurrent timeouts or two concurrent unexpected responses***

---

**Details:**

When there is a read command and write command that timeout in the same cycle, the timeout counter will only increment by 1 instead of 2 in this situation. Likewise, if an unexpected read response and an unexpected write response both arrive in the same cycle, the unexpected response counter will only increment by 1 instead of 2.

**Workaround(s):**

The error counters are primarily supplemental information for software debug. Only one timeout error command/transaction info is recorded. The counters saturate at a count of 3, so the software should primarily focus on the error counter value being non-zero vs the exact counter value. The same approach should be applied to the unexpected response counter. Note: unexpected responses are dropped by the flush gasket.

**i2127      *STOG: SRC side write data bus hang when a write command timeout occurs the same cycle as last acceptance on DST side***

**Details:** If a write command times out the same cycle the last write dataplane is accepted on the destination side of the gasket, the gasket's source side will permanently stop accepting write data and won't be able to flush/auto respond properly.

Programming the gasket with low timeout period can result in a system hang due to the time out gasket stop accepting write data.

**Workaround(s):** Software should set a sufficiently large timeout period that well exceeds the longest possible write command burst transmission period. The default timeout period for the gasket is sufficient - 3 x 2^30 cycles.

**i2128      *VTM: VTM Temperature Monitors (TEMPSENSORS) Should Use a Software Trimming Method***

**Details:** All Silicon Revision 1.0 and some Silicon Revision 1.1 parts require a software trimming procedure for the VTM Temperature Monitors (TEMPSENSORS). The WKUP\_SPARE\_FUSE0[31:30].WORKAROUND register field should be read to determine if software trimming must be applied:

WKUP\_SPARE\_FUSE0[31:30].WORKAROUND

0b00: Software trimming must be applied

0b01: Software trimming must be applied

0b10: Software trimming must be applied

0b11: Software trimming is NOT required

For devices where software trimming is required, the VTM Temperature Monitors (TEMPSENSORS) are trimmed during production with resulting values stored in software readable registers. Software should use these register values when translating the Temperature Monitor output codes to temperature values.

**Workaround(s):** For devices where software trimming is required (WKUP\_SPARE\_FUSE0[31:30].WORKAROUND!=0b11), a software trimming procedure should be applied when reading the Temperature Monitors. The spare registers listed below are written on each device during production for software to use in the trimming procedure.

Workaround software version provided by Texas Instruments (PROCESSOR-SDK RTOS 7.00.00) was implemented incorrectly, never trimming.

Workaround software version provided by Texas Instruments (PROCESSOR-SDK RTOS 8.01.00.11) or later should be used.

The spare registers used for the workaround are inside the WKUP\_CTRL\_MMR0 module address space, and they are described below.

**Table 3-2. WKUP\_SPARE\_FUSE0**

<b>Address Proxy0, Proxy1</b>		0x4300 0300, 0x4300 2300																																																
<b>Description</b>																																																		
<b>Type</b>		<b>R/W</b>																																																
		3	3	2	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1					
		1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	0																						



i2128 (continued)

**VTM: VTM Temperature Monitors (TEMPSENSORS) Should Use a Software Trimming Method**

WORKAROUND	WORKAROUND	PVT4	PVT4	PVT4	PVT4	PVT4	PVT4	PVT4	PVT3	PVT3	PVT3	PVT3	PVT3	PVT3	PVT2	PVT2	PVT2	PVT2	PVT2	PVT2	PVT1	PVT1	PVT1	PVT1	PVT1	PVT0	PVT0	PVT0	PVT0	PVT0	PVT0	PVT0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	
N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N
4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	
B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
1	0	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	5	

**Table 3-3. WKUP\_SPARE\_FUSE1**

Address Proxy0, Proxy1 0x4300 0304 , 0x4300 2304

Description

Type R/W

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0					
P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P				
V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V			
T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T			
4	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R		
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D		
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	
C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	
B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
3	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7	6	5	4		

**Table 3-4. WKUP\_SPARE\_FUSE2**

Address Proxy0, Proxy1 0x4300 0308 , 0x4300 2308

Description

Type R/W

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0				
P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P			
V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V		
T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T		
2	2	2	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	
B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7		

**ADVANCE INFORMATION**

**i2128 (continued)**      ***VTM: VTM Temperature Monitors (TEMPSENSORS) Should Use a Software Trimming Method***
**Table 3-5. WKUP\_SPARE\_FUSE3**

<b>Address Proxy0, Proxy1</b>		0x4300 030C , 0x4300 230C																																								
<b>Description</b>																																										
<b>Type</b>																																										
R/W																																										
3	3	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	11	1	9	8	7	6	5	4	3	2	1	0													
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	0																						
RESERVED												P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	
												V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	V	
												T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	
												4	4	4	4	4	4	4	4	4	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	
												R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
												D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
												3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	
												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
												C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	
												B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	
												7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0															

ADVANCE INFORMATION

**i2129**      ***R5FSS: High Priority Interrupt is Missed by VIM***

**Details:** The VIM will not always interrupt the currently active interrupt when a higher priority interrupt arrives immediately afterwards. In these cases, the higher priority interrupt will only be taken after the completion of the current lower priority interrupt or when an even higher priority interrupt arrives. The impact of this issue is higher than expected interrupt latency for the high priority interrupt. Both Vector Interface (VIC) servicing and MMR Interface servicing modes of VIM are affected.

**Workaround(s):** This is a problem which affects applications which are latency critical and wants pre-empting of low priority interrupts with higher priority interrupts. If the application is not latency critical, then the behavior may be acceptable (the high priority interrupt will be eventually taken after the low priority interrupt completes).

Alternatively, user can implement a completely SW managed interrupt servicing scheme, where every ISR (Interrupt Service Routine) shall check for the presence of an active higher priority interrupt (by reading Interrupt Raw Status registers in VIM) and jumping to the ISR corresponding to that interrupt.

**i2131**      ***C71x: Memory System May Hang During L2 Writeback Invalidate Operation when L2 Scrubber is Enabled***

**Details:** When the C71x L2 Scrubber is enabled, the memory system may hang indefinitely if the C71x CPU issues an L2 Writeback Invalidate command by writing a "1" to the L2WBINV register. This occurs as a result of an interaction between the L2 Scrubber mechanism and the Writeback Invalidate state machine logic if the L2 Scrubber happens to be active during the L2 Writeback Invalidate operation.

Note that other cores on this SoC are not affected, as this issue pertains to only the C71x L2 controller.

**Workaround(s):** There are two ways to prevent this issue from occurring:

OPTION A: Software guarantees that L2WBINV will never be set in any context by any privilege level at any time during the operation of the C71x.

**i2131 (continued) *C71x: Memory System May Hang During L2 Writeback Invalidate Operation when L2 Scrubber is Enabled***

---

OPTION B: In the case that software may use L2WBINV functionality, or cannot guarantee that it will not be used, the C71x L2 Scrubber (which is enabled automatically out of reset) should be disabled by the programmer upon boot-up. This can be done by writing a 0 to the SCEN field (bit 0) of the L2EDCFG register inside the C71x. Once this bit is cleared, the scrubber will be disabled and remain disabled until the C71x memory system is reset.

L2 scrubber functionality is provided if the application expects the L2 memory to hold static data and/or code for longer (>24 hours) periods of time. In these cases, the L2 scrubber can be periodically enabled by the Secure Supervisor with the following:

1. Setting L2EDCFG.SCEN (bit 0) to 1
2. Setting L2EDCFG.BTDELAY (bits 31:16) to 1
3. Setting L2EDCFG.SCDELAY (bits 63:32) to 1

This will guarantee the L2 Scrubber will initiate a scrub of the entire L2 memory in under 1ms. Once complete, the L2Scrubber should be disabled before returning to normal thread execution and/or initiating any L2 Writeback Invalidate operations.

**i2132 *R5FSS: Interrupt Preemption (Nesting) is Unavailable if Using VIM Vector Interface for Interrupt Handling***

---

**Details:** Interrupt preemption, which is the nesting of high priority interrupts inside a low priority interrupt, is unavailable if using VIM Vector Interface for interrupt handling. Nesting of a high priority interrupt within a low priority interrupt will result in corrupted operation of the processor. The issue only impacts Vector Interface method of interrupt handling provided by VIM. It does not impact MMR interface method of interrupt handling. Issues impact both FIQ and IRQ interrupts.

**Workaround(s):** If using Vector Interface method, user should not set the I/F bit (to enable nesting of interrupts) in CPSR.

If interrupt nesting is required then user should only use MMR interface method for interrupt handling. Note that, MMR interface method incurs an additional latency for Interrupt Service Routine (ISR) entry compared to Vector Interface method.

**i2133 *R5FSS: Lock-Step Mode of Operation is Not Functional***

---

**Details:** R5FSS cannot operate in lock-step mode due to a hardware issue with the VIM (Vectored Interrupt Manager) module inside it. If the VIM module is active in lock-step mode, it may go out of lock-step erroneously, causing the generation of spurious lock-step miscompare interrupts towards the Safety monitor in the SoC. Additionally, this can cause the second core in the R5FSS to lock-up completely. The first core will continue to execute and is unaffected by this issue.

**Workaround(s):** There is no workaround to enable lock-step operation. R5FSS can only operate in split mode.

**i2134 *USB: 2.0 Compliance Receive Sensitivity Test Limitation***

---

**Details:** Performing receive sensitivity tests (EL\_16 and EL\_17) as defined in the USB-IF USB 2.0 Electrical Compliance Test Specification may invoke the problem described in Advisory i2091.

The issue was originally found while performing these tests using automation software, which increased USB signal amplitude while sending packets. The software was

- i2134** (continued)     ***USB: 2.0 Compliance Receive Sensitivity Test Limitation***
- 
- sweeping the amplitude from a value less than 100 mV to a value greater than 150 mV while verifying the device under test (DUT) NAK'd all packets below 100 mV and NAK'd no packets above 150 mV. However, increasing the amplitude through the squelch threshold while sending valid packets may lock the PHY as described in Advisory i2091.
- Workaround(s):** It may be necessary to perform the receive sensitivity test manually by breaking it into two parts. The first part begins the same as described above, with the initial amplitude set to a value less than 100 mV, verify the DUT NAK'd all packets while increasing the amplitude until it reaches 100 mV. The other part of the test begins by setting the amplitude above 150 mV, verify the DUT NAK'd no packets while decreasing the amplitude until it reaches 150 mV. This confirms the squelch threshold lies between 100 mV and 150 mV as required by the USB specification without sweeping the amplitude through the squelch threshold which can lock the PHY.
- i2137**     ***PSIL: Clock stop operation can result in undefined behavior***
- 
- Details:** The clock stop interface is a request/acknowledge interface used to coordinate the handshaking of properly stopping the main clock to the module. Attempting a clock stop on the module without first performing the channel teardowns or clearing of global enable bits will result in module-specific behavior that may be undefined.
- The impacted modules are PDMA, SA2UL, Ethernet SW, CSI, UDMAP, ICSS, and CAL.
- Workaround(s):** Before attempting to perform a clock stop operation, software is required to teardown all active channels (via UDMAP "real time" registers in the UDMAP, or PSIL register 0x408 in PSIL based modules), and after this is complete, also clear the global enable bit for all channels (via PSIL register 0x2 in both the UDMAP and PSIL based modules).
- i2138**     ***PSIL: Configuration accesses and source thread teardowns may cause data corruption***
- 
- Details:** When performing a tear down on one source thread, a single data phase on a different source thread may be lost. This affects all PSIL\_ENDPT modules that have more than 1 source thread (ICSSG/CSI/SA2UL)
- Also, if a configuration response is sent out by a PSIL Endpoint Gasket while data is also being sent out, the response will cause data corruption. This can affect data transmitted long after the configuration response occurs. This affects all PSIL\_ENDPT users that require width adaption where their PSIL port is less than 128-bit (SA2UL).
- Workaround(s):** All PSIL source threads must be idled by disabling the source of Rx traffic before attempting a configuration access or a teardown of any source thread. For ICSSG/CSI, idling of PSIL source threads can also be done by pausing all source threads.
- i2139**     ***CPSW: ALE Incorrectly Routes Packets With CRC Errors***
- 
- Details:** For InterVLAN, OAM, or packets routed with the ALE egress opcode feature, the Address Lookup Engine (ALE) incorrectly routes received (CPSW ingress) packets with CRC errors when errored packets should have been dropped. The routed packet egresses with a CRC error which is allowed but is not preferred.
- This only affects InterVLAN, OAM, and packets using the ALE egress opcode feature in a non-cut-thru CPSW.
- Workaround(s):** None.

**i2141** ***CPTS: GENF and ESTF Nudge Value Not Cleared by Hardware***

**Details:** The GENF and ESTF nudge value in TS\_GENFn\_Nudge is not cleared when the nudge occurs. This is generally acceptable as software typically does not need to know exactly when the nudge occurs.

**Workaround(s):** The software workaround for this issue is:

1. Write a zero value to the CPTS\_TS\_GENF\_NUDGE\_REG\_j[7-0] NUDGE bit field.
2. Write the desired 2's complement nudge value to the CPTS\_TS\_GENF\_NUDGE\_REG\_j[7-0] NUDGE bit field.
3. The nudge will occur in CPTS\_GENFn\_LENGTH[31-0]/2 CPTS\_REF clocks.

**i2143** ***UDMAP: TX Channel SA2UL teardown issue***

**Details:** Performing a UDMAP TX channel teardown of SA2UL can result in undefined behavior on the PSIL channel.

**Workaround(s):** There are two software workarounds:

1. Follow TX Channel Teardown by a teardown of the pairing registers (including clearing the enable bit in PSIL register 0x2), and re-pairing of the channel.
2. Suppress teardown packet generation of the channel via the Tx Channel N Configuration Registers.

**i2144** ***eMMC: VIO Supply Sequencing***

**Details:** Device power up sequencing typically enables higher voltage domains followed by lower voltage domains, unless otherwise specified by power sequence timing diagrams. The power down sequence follows the reverse order for disabling voltage domains. During device power sequencing, IO signals are held in a safe state whenever core logic is not energized, and enabled only after core logic is operational. Enabling IO signaling whenever core logic is not operational may cause functional and reliability issues due to unintended current paths. An eMMC memory interfaces to the device's MMC0 8-bit data and control signals that are referenced to a VDDS\_MMC0 digital voltage domain supplied by a 1.8-V power resource. The MMC0 interface signals are not held in a safe state when core logic is not energized.

This issue has not resulted in any known system issues or failures.

If an eMMC memory component is not connected to the device, the original power sequencing that enables all 1.8-V domains before 0.8-V core domain (VDD\_CORE) during power up and disables 1.8-V after 0.8-V core domain during power down can still be applied because the MMC0 signaling interfaces are not used in this type of system. Grouping VDDS\_MMC0 into a common power rail with other digital 1.8-V domains and supplying from a common power resource by a VDD\_IO\_1V8 power rail is a valid power distribution (PDN) scheme for these systems.

**Workaround(s):** If eMMC memory is used in a system connected to the device, use the following hardware changes for new board designs:

1. A new power sequence that shifts a VDDS\_MMC0 power up ramp to occur after a VDD\_CORE, and a VDDS\_MMC0 power down ramp to occur before a VDD\_CORE to avoid potential long term functional and reliability issues.
2. A new power resource (i.e. low cost, LDO, TLV73318P-Q1) and power rail (VDD\_MMC0\_1V8) for the PDN to allow power sequencing to be different than the common VDD\_IO\_1V8 power rail.
3. A PMIC PN that generates a new EN\_MMC0\_LDO control signal to synchronize and shift power sequencing. PMIC PN varies depending upon the PDN scheme used, as listed below:

<b>i2144</b> (continued)	<p><b><i>eMMC: VIO Supply Sequencing</i></b></p> <hr/> <p>a. Legacy Pre-Silicon Dual Leo PDN (not recommended for new designs) would use new PN: TPS659411FXRWERQ1 (X = new NVM ID, yet to be defined) instead of orig PN: TPS659411F0RWERQ1</p> <p>b. Peak-Modified Dual Leo PDN is a recommended PDN for new designs enabling independent MCU and Main domains that support new a control signal.</p> <p>c. Leo + Hera PDN is a recommended PDN for new designs combining MCU and Main domains that support a new control signal.</p>
<b>i2145</b>	<p><b><i>VTM: Enabled interrupt event status registers incorrectly return raw unmasked values</i></b></p> <hr/> <p><b>Details:</b> Reads of the Enabled interrupt event status registers VTM_LT_TH0_INT_EN_STAT_CLR, VTM_GT_TH1_INT_EN_STAT_CLR, and VTM_GT_TH2_INT_EN_STAT_CLR incorrectly return the raw unmasked pending interrupt values for each voltage domain.</p> <p><b>Workaround(s):</b> Software should read each threshold's INT_EN_STAT_CLR and associated INT_EN_SET/CLR registers, then manually bit-wise mask the int_vd bitfield to get the correct masked view of the threshold's INT_EN_STAT_CLR read result.</p>
<b>i2146</b>	<p><b><i>UDMA: Force teardown bitfield readback is masked in realtime TX/RX registers</i></b></p> <hr/> <p><b>Details:</b> The force teardown bit field will not remain set in the read back of the realtime TX/RX registers after a force teardown is initiated.</p> <p><b>Workaround(s):</b> The Force Teardown operation is only used by software to intervene to address a catastrophic system condition, so software should separately track when it initiates a forced teardown verses a normal teardown, and thus not depend on the readback value of the force teardown bitfield to obtain this information.</p>
<b>i2147</b>	<p><b><i>PCIe: Incorrect translation completion type sent by RP for ATS translation request</i></b></p> <hr/> <p><b>Details:</b> PCIe incorrectly provides cpl (completion without data) for address translation requests from EP that result in a fault at SMMU. The correct response as per PCIe specification is to issue cplD (completion with data) with Read and Write fields set to 0.</p> <p>This SMMU fault can happen if address requested to be translated by EP does not have an entry in the address translation table. In this case, EP will not know that a fault occurred because it receives cpl from RP instead of cplD.</p> <p><b>Workaround(s):</b> No workaround available. Software should not enable ATS capability at the EP side.</p>
<b>i2148</b>	<p><b><i>CPSW: CPSW Directed Frames are Not Observed When Classification Overrides the Destination Port Via the Egress Opcode Feature</i></b></p> <hr/> <p><b>Details:</b> Directed frames sent via software with the 802.1CB header are incorrectly redirected back to the host port. Directed frames should not be overridden by the ALE Egress Op logic.</p> <p><b>Workaround(s):</b> Ensure that the Host traffic is excluded from the classifier.</p>
<b>i2149</b>	<p><b><i>MSMC: MSMC Scrubber Only Targets Bottom 16 of 32 Ways of SRAM/L3\$</i></b></p> <hr/> <p><b>Details:</b> MSMC Scrubber periodically scans through MSMC SRAM/L3\$, Snoop Filter, and Tags for correctable 1-bit errors and then corrects them. This is to reduce the probability of multiple 1-bit errors accumulating over time and becoming non-correctable 2-bit errors.</p>

**i2149 (continued) *MSMC: MSMC Scrubber Only Targets Bottom 16 of 32 Ways of SRAM/L3\$***

---

Due to an error in the address decoding, MSMC Scrub transactions only access the lower half of the L3\$ Tag ways (0-15). Ways 16-31 are never accessed. The corresponding L3\$ Data RAMs will also not be accessed by Scrubber.

Customers will see an increase in probability of accumulating 2-bit detectable/non-correctable errors in upper half (upper 16 ways) of MSMC L3\$ Tag and corresponding Data.

This issue does not affect the MSMC SRAM and only applies to L3 Cache.

**Workaround(s):** There is no complete software workaround.

Software can attempt to periodically flush the L2\$ to allow MSMC EDC to be refreshed. This is not a complete workaround, however, since Arm® can silently evict cache lines without alerting MSMC.

**i2150**

**I3C: SDAPULLEN drives low instead of Hi-Z**


**Details:**

The SDAPULLEN pin incorrectly drives low instead of Hi-Z when the I3C interface is operating in push-pull mode. This erroneously pulls the SDA pin low via the external active strong pull resistor between SDAPULLEN and SDA.

**Workaround(s):**

An external circuit should be used to connect an active strong pull up resistor from SDA to VDD when SDAPULLEN is high and to disconnect the pull-up resistor from SDA when SDAPULLEN is low.

Figure 3-4 shows an example implementation of the Workaround.



**Figure 3-4. I3C SDAPULLEN Block Diagram**



**i2151*****ADC: Debounce time control register***

---

**Details:**

CTRLMMR\_WKUP\_PADCONFIG76.DEBOUNCE\_SEL controls the debounce time for MCU\_ADC0\_AIN0:7 and CTRLMMR\_WKUP\_PADCONFIG84.DEBOUNCE\_SEL controls the debounce time for MCU\_ADC1\_AIN0:7. These registers set the debounce period for all of the input channels on the respective ADC whether or not the specific input (e.g. MCU0\_ADC0\_AIN0 or MCU\_ADC1\_AIN0) is used.

**Workaround(s):**

None

- i2152** ***PCIe: Lock up may occur if link down event happens during non-posted command***
- 
- Details:** VBUSM target interface in the PCIe subsystem may lock up if the following sequence of events happen:
1. Non-posted TLP is sent on the VBUSM target interface to PCIe subsystem.
  2. This TLP request is initiated on the PCIe link. The PCIe logic unexpectedly receives linkdown event (link enters recovery) in the same core clock cycle as it initiates non-posted TLP to the PCIe link.
  3. New request after linkdown reset handling is also a non-posted request.
- When this sequence happens, the PCIe logic registers incorrect tag for the new request. When completion for the new request comes back, it is checked with respect to this incorrect tag and hence completion will not be accepted. PCIe logic will keep indefinitely waiting for completion with this incorrect tag. This leads to a lock up and VBUSM interface read command will never complete.
- Probability of occurrence for this lock up is low because this requires link down event to propagate through internal logic and be captured during the same clock cycle as non-posted transaction is initiated.
- Workaround(s):** None
- i2153** ***PCIe: Incorrect Reserved Bit Handling in TS1 Packet***
- 
- Details:** As per PCIe specification, reserved bits in TS1 and TS2 packets should be set to 0 by transmitter and ignored by receiver. However, PCIe controller invalidates TS1 packets if reserved bit 6 in symbol 7 is received as 1 for Gen3/Gen4 operation.
- This issue only occurs if both the following conditions are true in addition to symbol 7 bit 6 being set:
- Symbol 7 bits 5 through 0 is equal to 0x5 or 0xA.
  - Symbol 6 bits 6 through 0 is equal to 0x45 or 0x4A.
- This issue may affect compliance if PCI-SIG adds a test to check for reserved bit handling in future. This is not expected to cause link training issues because transmitters are expected to set reserved bit to 0 and symbol 7 bit 6 is still reserved in 5.0 specification including Gen5 operation.
- Workaround(s):** None.
- i2154** ***PCIe: Lane deskew failure during L0s exit***
- 
- Details:** Controller receives FTS OS followed by SKIP OS during exit from Rx.L0s. SKIP OS is used to perform lane to lane de-skew. If this SKIP OS comes at a certain byte alignment internally, the de-skew operation fails.
- This error leads to correctable error reported by the Controller using PCIE\*\_ERROR\_PULSE\_INT interrupt. The link automatically goes to recovery and trains back to L0 without causing link down. As a result, exit from Rx.L0s will be delayed by approximately 200us.
- Workaround(s):** The link is able to recover from this error automatically. However, exit from RX.L0s will be delayed by approximately 200us.
- i2155** ***DDR: Controller DDRSS\_CTL\_194[9-8] BIST\_RESULT Status is Unreliable***
- 
- Details:** The DDR controller has a built-in self-test (BIST) feature that can be used to test the DDR interface to external DRAM. Upon completion of the BIST, the controller automatically clears DDRSS\_CTL\_194[9-8] BIST\_RESULT to 0, instead of waiting for the user to first

**i2155 (continued) *DDR: Controller DDRSS\_CTL\_194[9-8] BIST\_RESULT Status is Unreliable***

clear DDRSS\_CTL\_194[0] BIST\_GO to 0. This could result in a false negative being reported, that is, BIST test actually passed but DDRSS\_CTL\_194[9-8] BIST\_RESULT indicates it failed.

**Workaround(s):** Software workaround to correctly report the status of BIST.

1. Read the following BIST status fields before triggering the test.

DDRSS\_CTL\_310[31-0] BIST\_FAIL\_ADDR\_0

DDRSS\_CTL\_311[2-0] BIST\_FAIL\_ADDR\_1

DDRSS\_CTL\_306[31-0] BIST\_FAIL\_DATA\_0

DDRSS\_CTL\_307[31-0] BIST\_FAIL\_DATA\_1

DDRSS\_CTL\_308[31-0] BIST\_FAIL\_DATA\_2

DDRSS\_CTL\_309[31-0] BIST\_FAIL\_DATA\_3

DDRSS\_CTL\_302[31-0] BIST\_EXP\_DATA\_0

DDRSS\_CTL\_303[31-0] BIST\_EXP\_DATA\_1

DDRSS\_CTL\_304[31-0] BIST\_EXP\_DATA\_2

DDRSS\_CTL\_305[31-0] BIST\_EXP\_DATA\_3

DDRSS\_CTL\_206[11-0] BIST\_ERR\_COUNT (only valid if

DDRSS\_CTL\_200[2-0] BIST\_TEST\_MODE = 1, 2, 3 or 4)

2. Program desired BIST control fields and trigger BIST by setting the DDRSS\_CTL\_194[0] BIST\_GO = 1

3. Poll for the BIST completed interrupt, indicated by DDRSS\_CTL\_293[11] INT\_STATUS\_0 bit.

4. Re-read BIST status fields listed in step (1).

If the values are different from step (1) then BIST has failed.

If the values are the same as step (1) then BIST has passed.

**i2157 *DDR: Controller Anomaly in Setting Wakeup Time for Low Power States***

**Details:** The DDR controller may erroneously decrease the wakeup time for the present low power state if the wakeup time for the next deeper power state is either disabled, or set to a lower value.

**Workaround(s):** If a particular low power state is enabled by setting a bit in the DDRSS\_CTL\_139[29-24] LPI\_WAKEUP\_EN bit field, all deeper power state bits must also be enabled. From bit 0 through 4, low power states go deeper and deeper as the bit number increases. For example, if bit 0 is set, all bits from 1 through 4 must also be set. Similarly, if bit 2 is set, bit 3 and 4 must also be set.

In addition, the following wakeup values must be programmed in increasing order:

1. LPI\_CTRL\_IDLE\_WAKEUP\_FN related to LPI\_WAKEUP\_EN[0] -> value should be less than all fields below
2. LPI\_PD\_WAKEUP\_FN related to LPI\_WAKEUP\_EN[1] -> value should be less than all fields below
3. LPI\_SR\_SHORT\_WAKEUP\_FN, LPI\_SR\_LONG\_WAKEUP\_FN, LPI\_SRPD\_SHORT\_WAKEUP\_FN, LPI\_SRPD\_LONG\_WAKEUP\_FN related to LPI\_WAKEUP\_EN[2] -> value should be less than all fields below

**i2157 (continued)      DDR: Controller Anomaly in Setting Wakeup Time for Low Power States**

4. LPI\_SR\_LONG\_MCCLK\_GATE\_WAKEUP\_FN, LPI\_SRPD\_LONG\_MCCLK\_GATE\_WAKEUP\_FN related to LPI\_WAKEUP\_EN[3] -> value should be less than all fields below
5. LPI\_TIMER\_WAKEUP\_FN related to LPI\_WAKEUP\_EN[4] -> highest value, where FN = F0, F1, and F2 for different frequency set points.

**i2159      DDR: VRCG High Current Mode Must be Used During LPDDR4 CBT**

**Details:** The DDR PHY updates VREFca for the command/address bus during LPDDR4 Command Bus Training (CBT). Bit 3 in LPDDR4 Mode Register 13 (MR13) defines the VRef Current Generator (VRCG) mode inside the LPDDR4 device. If this bit is set to 0, the VREFca settling time is too long for subsequent operations to work properly. To ensure proper operation of CBT, bit 3 in MR13 must be set to 1 (VRef Fast Response high current mode) during CBT.

**Workaround(s):** Set the following fields to 1 before enabling CBT, and clear to 0 after CBT is complete.  
For chip select 0: PI\_MR13\_DATA\_0[3] in the DDRSS\_PI\_259 register.  
For chip select 1: PI\_MR13\_DATA\_1[3] in the DDRSS\_PI\_261 register.

**i2160      DDR: Valid VRef Range Must be Defined During LPDDR4 Command Bus Training**

**Details:** The DDR PHY updates VREF(ca) for the command/address bus during LPDDR4 Command Bus Training (CBT). If VREF(ca) search range is set to invalid values such as no working settings can be found during CBT, the training process could fail or hang.

**Workaround(s):** Set the following fields to known valid working values before enabling CBT.  
For frequency set 0: DDRSS\_PI\_199[6-0] PI\_CALVL\_VREF\_INITIAL\_START\_POINT\_F0 and DDRSS\_PI\_199[14-8] PI\_CALVL\_VREF\_INITIAL\_STOP\_POINT\_F0 bit fields.  
For frequency set 1: DDRSS\_PI\_199[22-16] PI\_CALVL\_VREF\_INITIAL\_START\_POINT\_F1 and DDRSS\_PI\_199[30-24] PI\_CALVL\_VREF\_INITIAL\_STOP\_POINT\_F1 bit fields.  
For frequency set 2: DDRSS\_PI\_200[6-0] PI\_CALVL\_VREF\_INITIAL\_START\_POINT\_F2 and DDRSS\_PI\_200[14-8] PI\_CALVL\_VREF\_INITIAL\_STOP\_POINT\_F2 bit fields.  
Recommendation is to use the nominal VRef value (based on the device programming of VDDQ/3 or VDDQ/2.5 along with the drive/termination settings used) +/- 4%.

**i2161      R5FSS: Debugger Cannot Access VIM Module While It Is Active**

**Details:** This issue impacts the Vectored Interrupt Module (VIM) inside R5FSS. There are registers inside VIM which change the state of the IP when they are read (such as VIM\_IRQVEC). The expected behavior is that only functional reads should cause the state change. Debug reads (generated by TI debug tools such as CCS) to these registers should leave the state as it is. An issue exists currently where VIM treats debug register reads in the same way as functional register reads. This can cause a debug operation (such as opening a VIM register memory window in CCS) to inadvertently change the state of the VIM IP, making debug ineffective.

**Workaround(s):** There is no work-around for this issue. The user should avoid accessing VIM registers while debugging.

**i2162**

***R5FSS: The Same Interrupt Cannot be Nested Back-2-Back Within Another Interrupt***

**Details:**

The nesting (preemption) of the same high priority interrupt inside a low priority interrupt is not possible for the second and subsequent times. The second occurrence of the high priority interrupt has to wait until the program exits the lower priority interrupt service routine (ISR). The issue only occurs if the high priority interrupt following a current preemption is the same as the one which caused the original preemption. If a different interrupt preempts the low priority ISR before the second occurrence of the original higher priority interrupt then there is no issue. This issue impacts both Vector Interface Method and MMR Interface Method of interrupt handling in VIM. The issue impacts both FIQ and IRQ interrupts.

**Workaround(s):**

A software workaround exists. The objective of the SW workaround is to prevent back-2-back activation of the same interrupt, thereby removing the necessary condition of the bug. This can be achieved by reserving the highest priority level (Priority-0), and using that priority for a dummy interrupt (any one out of 512 interrupts available in R5FSS), and calling this dummy interrupt inside every ISR. Further, the R5FSS core itself need not enter this dummy ISR (it can be masked), only the handshake with VIM around this dummy ISR needs to happen.

A sample pseudo-code is shown below. If required, TI can provide the necessary drivers which implement this workaround.

```

any_isr_routine {
...
1:      set I/F bit in CPSR ; //so R5FSS cannot be interrupted again. I for
      irq, F for fiq
2:      Trigger dummy_intr; //writing 1'b1 to Interrupt RAW Status/Set
      Register bit in VIM corresponding to the chosen dummy_intr
3:      rd_irqvec; //Read IRQVEC register in VIM to acknowledge dummy_isr
4:      clear dummy_isr; //writing 1'b0 to Interrupt RAW Status/Set Register
      bit in VIM corresponding to the chosen dummy_intr
5:      wr_irqvec; //write to IRQVEC register in VIM to denote end of interrupt
6:      clear I/F bit in CPSR;
...
}
Note: Depending on where the workaround code is inserted in the ISR, step 1 &
      6 may not be needed.

```

The draw-backs with this workaround are, Priority-0 cannot be used (only Priority 1-15 are available), and the added latency in ISR execution.

**i2163****UDMAP: UDMA transfers with ICNTs and/or src/dst addr NOT aligned to 64B fail when used in "event trigger" mode****Details:****Note**

The following description uses an example a C7x DSP core, but it applies to any other processing cores which can program the UDMA.

For DSP algorithm processing on C6x/C7x, the software often uses UDMA in NavSS or DRU in MSMC. In many cases, UDMA is used instead of DRU, because DRU channels are reserved in many use-cases for C7x/MMA deep learning operations. In a typical DSP algorithm processing, data is DMA'ed block by block to L2 memory for DSP, and DSP operates on the data in L2 memory instead of operating from DDR (through the cache). The typical DMA setup and event trigger for this operation is as below; this is referred to as "2D trigger and wait" in the following example.

For each "frame":

1. Setup a TR typically 3 or 4 dimension TR.
  - a. Set TYPE = 4D\_BLOCK\_MOVE\_REPACKING\_INDIRECTION
  - b. Set EVENT\_SIZE = ICNT2\_DEC
  - c. Set TRIGGER0 = GLOBAL0
  - d. Set TRIGGER0\_TYPE = ICNT2\_DEC
  - e. Set TRIGGER1 = NONE
  - f. ICNT0 x ICNT1 is block width x block height
  - g. ICNT2 = number of blocks
  - h. ICNT3 = 1
  - i. src addr = DDR
  - j. dst addr = C6x L2 memory
2. Submit this TR
  - a. This TR starts a transfer on GLOBAL TRIGGER0 and transfers ICNT0xICNT1 bytes, then raises an event
3. For each block do the following:
  - a. Trigger DMA by setting GLOBAL TRIGGER0
  - b. Wait for the event that indicates that the block is transferred
  - c. Do DSP processing

This sequence is a simplified sequence; in the actual algorithm, there can be multiple channels doing DDR to L2 or L2 DDR transfer in a "ping-pong" manner, such that DSP processing and DMA runs in parallel. The event itself is programmed appropriately at the channel OES registers, and the event status check is done using a free bit in IA for UDMA.

When the following conditions occur, the event in step 3.2 is not received for the first trigger:

- Condition 1: ICNT0xICNT1 is NOT a multiple of 64.
- Condition 2: src or dst is NOT a multiple of 64.
- Condition 3: ICNT0xICNT1 is NOT a multiple of 64 and src/dst address not a multiple of 64

Multiple of 16B or 32B for ICNT0xICNT1 and src/dst addr also has the same issue, where the event is not received. Only alignment of 64B makes it work.

Conditions in which it works:

- If ICNT0xICNT1 is made a multiple of 64 and src/dst address a multiple of 64, the test case passes.
- If DRU is used instead of UDMA, then the test passes. You must submit the TR to DRU through the UDMA DRU external channel. With DRU and with ICNTs and src/dst addr unaligned, the user can trigger and get events as expected when TR is

**i2163** (continued) **UDMAP: UDMA transfers with ICNTs and/or src/dst addr NOT aligned to 64B fail when used in "event trigger" mode**

programmed such that the number of events and number of triggers in a frame is 1, i.e ICNT2 = 1 in above case or EVENT\_SIZE = COMPLETION and trigger is NONE. Then the completion event occurs as expected. This is not feasible to be used by the use-cases in question.

Above is a example for "2D trigger and wait", the same constraint applies for "1D trigger and wait" and "3D trigger and wait":

- For "1D trigger and wait", ICNT0 MUST be multiple of 64
- For "3D trigger and wait", ICNT0xICNT1xICNT2 MUST be multiple of 64

**Workaround(s):** Set the EOL flag in TR for UDMAP as shown in following example:

- 1D trigger and wait
  - TR.FLAGS |= CSL\_FMK(UDMAP\_TR\_FLAGS\_EOL, CSL\_UDMAP\_TR\_FLAGS\_EOL\_ICNT0);
- 2D trigger and wait
  - TR.FLAGS |= CSL\_FMK(UDMAP\_TR\_FLAGS\_EOL, CSL\_UDMAP\_TR\_FLAGS\_EOL\_ICNT0\_ICNT1);
- 3D trigger and wait
  - TR.FLAGS |= CSL\_FMK(UDMAP\_TR\_FLAGS\_EOL, CSL\_UDMAP\_TR\_FLAGS\_EOL\_ICNT0\_ICNT1\_ICNT2);

There is no performance impact due to this workaround.

**i2164** ***R5FSS: Errors in ECC injection logic are not detected because the pending interrupts are tied low***


---

**Details:** The device has the ability to intentionally introduce ECC errors on memory reads to test that the ECC checking logic is working (a test-for-diagnostic). The logic also contains the ability to detect faults in this injection logic (latent faults). However, there is an issue that causes these errors not to be reported. The result is a slight reduction in latent fault coverage reflected in all FMEDA calculations. The diagnostic (ECC) and the ability to test the diagnostic are not affected.

**Workaround(s):** None.

**i2166** ***DDR: Entry and exit to/from Deep Sleep low-power state can cause PHY internal clock misalignment***


---

**Details:** When DDR PHY enters the Deep Sleep low-power state, there is a delay before the PHY PLL is disabled and gated off. If exit from Deep Sleep occurs before the PHY PLL is disabled, the PHY internal clocks can get misaligned with respect to each other, resulting in timing failures inside the PHY.

**Workaround(s):** If using software-initiated low-power mode by writing to LP\_CMD in the DENALI\_CTL\_132 register, ensure that when entry into low-power mode has been acknowledged, wait for a minimum of 160 DDR clock cycles before requesting an exit from low-power mode. Another option is to use the following workaround.

If using PSC to disable the DDR interface, ensure that after disabling of DDR interface has been acknowledged, wait for a minimum of 160 DDR clock cycles before sending a request to enable it. Another option is to use the following workaround.

If using the controller's automatic mechanism for low power entry/exit using LP\_AUTO\_ENTRY\_EN in the DENALI\_CTL\_141 register, use the following workaround.

Workaround: Ensure that DDR PHY does not enter Deep Sleep low-power state.

This can be ensured by programming the value of PHY\_LP\_WAKEUP[3:0] in the DENALI\_PHY\_1318 register is greater than the values of all the following thresholds in DDR controller registers.

LPI\_CTRL\_IDLE\_WAKEUP\_FN, LPI\_PD\_WAKEUP\_FN,  
LPI\_SR\_SHORT\_WAKEUP\_FN, LPI\_SR\_LONG\_WAKEUP\_FN,  
LPI\_SRPD\_SHORT\_WAKEUP\_FN, LPI\_SRPD\_LONG\_WAKEUP\_FN,  
LPI\_SR\_LONG\_MCCLK\_GATE\_WAKEUP\_FN,  
LPI\_SRPD\_LONG\_MCCLK\_GATE\_WAKEUP\_FN, and LPI\_TIMER\_WAKEUP\_FN

where FN = F0, F1, and F2 for different frequency set points.

**i2168** ***UDMAP: Spurious ECC errors due to MAIN/MCU NAVSS rofifo\_wr\_byten issue***


---

**Details:** Packet Starvation can cause a spurious ECC error. If a packet is received and there is no current descriptor to send the packet, the UDMAP sends out a single byte memory read to a predefined memory address to allow for update scoreboards. The received read data will update the buffer memory for the channel without updating the ECC signature stored in the channel FIFO memory. When the channel FIFO does the read to reclaim the buffer, an ECC error is generated by the hardware.

**Workaround(s):** If all the flows set rx\_error\_handling mode to 1 in the RX Flow Configuration Register, this will disable the dummy read as the logic now waits for a descriptor instead of generating an error. If it is required that error handling mode is 0 and packet drops are reported, then the software must clear the ECC error after receiving a dropped packet count increment.



**i2171** ***2-L SerDes: State Change Monitor interrupts are not available***

---

**Details:** The 2-L SerDes State Change Monitor interrupt line is not available.

The 2-L SerDes State Change Monitor reports whether power state and data rate changes complete within a specified maximum timeout defined in the PHY\_STATE\_CHG\_TIMEOUT register. The 2-L SerDes PHY\_INTERRUPT\_STS\_j register is used to enable, configure, and read the status of the State Change Monitor.

**Workaround(s):** The 2-L SerDes PHY\_INTERRUPT\_STS\_j register should be read by software to determine the State Change Monitor status.

**i2173** ***MCU: MCU domain may hang if main domain is issued a reset***

---

**Details:** The MCU domain is designed to be able to work completely independently from the main domain of the device. If the main domain is put in to reset, the MCU domain should continue to function uninterrupted, even if there are pending transactions from MCU masters to Main domain slaves. The purpose of this feature is to ensure that if the main domain must be put in to reset because of a fault, the MCU domain continues to operate uninterrupted. The Main domain could subsequently be brought out of reset and re-started. The issue is that sometimes, if there is a transaction outstanding from MCU to Main domain and Main is put in to reset (unexpectedly or intentionally because of a fault) it may lead to a hang in the MCU domain interconnect. This can in turn cause MCU masters to become unresponsive.

**Workaround(s):** The first workaround is to ensure that there are no MCU transactions outstanding from MCU to Main when Main is in reset. This must be enforced at the system level. It is possible to use this workaround when the Main domain reset is done in an orderly fashion, but may not be possible if the main domain reset is unexpected or driven by a fault.

The second workaround is to not put the Main domain in to reset in the case of a fault. The Main domain may be otherwise 'taken off line', but the system does not actually assert warm reset to the Main domain. In this case, the MCU will continue to function properly, including unwinding any pending transactions from the Main domain.

Neither of these workarounds is robust to an unexpected reset or a fault that requires reset to prevent propagation or damage.

**i2174** ***DPHY: Reset sequence issue can lead to undefined module behavior***

---

**Details:** The DPHY RX module utilizes four different resets: CSI\_RX\_RST (hardware controlled), common module reset (RSTB\_CMN, hardware controlled), data lane reset (CSI\_RX\_IF\_VBUS2APB\_DPHY\_LANE\_CONTROL[15:12] DLx\_RESET), and clock lane reset (CSI\_RX\_IF\_VBUS2APB\_DPHY\_LANE\_CONTROL [16] CL\_RESET). The module expects these resets to be released in a specific order that can potentially be violated due to RSTB\_CMN being internally tied to CSI\_RX\_RST. This can result in undefined behavior during software configuration and operation of the module.

**Workaround(s):** None. Reset the DPHY RX module if issues are observed on the interface.

**i2177** ***RINGACC: The ring accelerator's debug transaction trace stream can be corrupted by certain ring access sequences***

---

**Details:** The Ring Accelerator allows for hardware assisted debug through direct debugger access of its memory space and by the ability to export a trace stream of its transactions out to the cptracer network. Typically this debug information is enabled, collected and analyzed using a JTAG based debugger which interfaces with the ring accelerator through the SOC

- i2177 (continued)**     ***RINGACC: The ring accelerator's debug transaction trace stream can be corrupted by certain ring access sequences***
- 
- debug fabric. An errata exists which can result in a corruption or a hang of the ring debug trace information. This failure can be triggered by normal ring peek operation or if the debugger is used to initiate a ring pop operation. The corruption signature for this errata is a peek wrongly being reported as a pop in the trace. Additionally during non-ring modes (message or credential) a normal ring pop operation can result in incorrect information in the trace's empty field or a debug pop operation can result in incorrect destination address.
- Workaround(s):**     To use the Ring Accelerator's hardware trace features for development, code should avoid using ring peek operations and debugger initiated pop operations.
- 
- i2178**     ***PLL: Corrupted writes to CAL\_IN field of PLL12\_CAL\_CTRL register***
- 
- Details:**     Writes to the PLL12\_CAL\_CTRL[11-0].CAL\_IN field are corrupted, making CAL\_IN unusable.
- Workaround(s):**     Use the PLL12 calibration in the NON-Bypassed mode (CAL\_BYP = 0); in this case, the calibration is set based upon the PLL's own search rather than the PLL12\_CAL\_CTRL[11-0].CAL\_IN register value. Also note that calibration should not be used unless DACEN = DSMEN = 0, which implies integer mode multiplication only.
- 
- i2179**     ***CPSW9G: Reset isolation not working correctly***
- 
- Details:**     Reset isolation for CPSW9G does not work correctly, causing two issues:
1. The SerDes clock muxes controlled by registers SERDESx\_CLKSEL go into reset state.
  2. CPSW9G will not be aware of the chip-level reset, and can potentially hang or have its state be corrupted depending on traffic going to/from Host.
- Workaround(s):**     CPSW9G reset isolation should not be enabled. It can be disabled by setting the following register fields:
- PSC0\_MDCTL\_64[12].RESETISO = 0b0  
PSC0\_MDCTL\_63[12].RESETISO = 0b0  
CPSW\_SS\_SERDES\_RESET\_ISO\_REG[7:0].SERDES\_RESET\_ISO = 0x00
- 
- i2180**     ***PRU-ICSSG: FDB table corruption during switch operation***
- 
- Details:**     When the PRU-ICSSG is configured as a 1Gbps Ethernet switch, and the FDB is used, during an FDB lookup there is a one PRU clock cycle window during which the FDB can be corrupted if there is a broadside access by PRU0.
- The FDB lookup can be initiated by either port or by host action. Each row within the FDB has 4 "buckets," or 32 Bytes, resulting in up to 4 buckets being corrupted at the given SA Hash index (depending on the PRU0 byte enables during the concurrent broadside access).
- Broadside accesses by PRUs other than PRU0 have no affect.
- Workaround(s):**     A workaround within firmware to avoid PRU0 broadside access during the FDB lookup is possible but complex and not planned.

**i2182** ***DDR: Dual-rank non-power-of-2 density not supported with row-cs-bank-col address mapping***

**Details:** DDR controller does not support dual-rank non-power-of-2 density LPDDR4 devices with row-cs-bank-col address mapping.

Please note that the above does not apply to single-rank non-power-of-2 density devices as well as all power-of-2 density devices.

**Workaround(s):** Use cs-row-bank-col address mapping with dual-rank non-power-of-2 density LPDDR4 devices. To ensure cs-row-bank-col address mapping is selected, the cs\_lower\_addr\_en field in the Cadence controller register must be set to 0.

**i2183** ***PCIe: Link up failure when unused lanes are not assigned to PCIe Controller***

**Details:** PCIe fails to link up if SERDES lanes not used by PCIe are assigned to another protocol. For example, link training fails if lanes 2 and 3 are assigned to another protocol while lanes 0 and 1 are used for PCIe to form a two lane link. This failure is due to an incorrect tie-off on an internal status signal indicating electrical idle.

Status signals going from SERDES to PCIe Controller are tied-off when a lane is not assigned to PCIe. Signal indicating electrical idle is incorrectly tied-off to a state that indicates non-idle. As a result, PCIe sees unused lanes to be out of electrical idle and this causes LTSSM to exit Detect.Quiet state without waiting for 12ms timeout to occur. If a receiver is not detected on the first receiver detection attempt in Detect.Active state, LTSSM goes back to Detect.Quiet and again moves forward to Detect.Active state without waiting for 12ms as required by PCIe base specification. Since wait time in Detect.Quiet is skipped, multiple receiver detect operations are performed back-to-back without allowing time for capacitances on the transmit lines to discharge. This causes subsequent receiver detections to always fail even if a receiver gets connected eventually.

**Workaround(s):** One of the following two workarounds can be applied when unused lane of SERDES is assigned to a different protocol.

1. Important to note that this workaround only works for 1-lane PCIe configuration. This workaround involves enabling receiver detect override by setting TX\_RCVDET\_OVRD\_PREG\_j register of the lane running PCIe to 0x2. This causes SERDES to indicate successful receiver detect when LTSSM is in Detect.Active state, whether a receiver is actually present or not. If the receiver is present, LTSSM proceeds to link up as expected. However if receiver is not present, LTSSM will time out in Polling.Configuration substate since the expected training sequence packets will not be received.

2. This workaround involves the following sequence. These steps have to be following for initial link up and for any subsequent link up if link goes down at any point of operation.

Step1: Enable and disable link training in quick succession using LINK\_TRAINING\_ENABLE field in PCIE\_USER\_CMD\_STATUS register. Ensure that the two register writes for this are occurring in order. Link training has to be enabled at least for one clock cycle.

Step2: Wait for approximately 20ms. This does not have to be accurate. Minimum wait time has to be close to 5ms.

Step3: Check LTSSM\_STATE field in PCIE\_USER\_LINKSTATUS register for current LTSSM state. If state is Detect.Quiet, then repeat from step 1. If state is not Detect.Quiet, exit workaround sequence as receiver was detected and link training has progressed as expected.

**i2184** ***CPSW: IET express traffic policing issue***


---

**Details:** This applies to 9-port CPSW, 5-port CPSW, 3-port CPSW, and 2-port CPSW IET traffic.

In IET (Interspersed Express traffic), if a preempted packet was interrupted by an express packet, two things can occur:

1. If the express traffic is policed, the frame size for the preempted packets is applied to the express traffic policer. Assuming a policer was set up to rate schedule an express traffic stream, it would take a hit by the preempted packet size it interrupted. The preempted packet also takes on the express traffic policer status. As a result, preempted packets could get dropped along with other express traffic due to the express traffic policer.
2. If the express traffic was not policed, the interrupted preempt packet would not get its packet size applied to the preempted policer.

**Workaround(s):** Do not police IET express traffic.

**i2185** ***CPSW: Policer color marking issue***


---

**Details:** Only applies to CPSW9G and CPSW5G.

When packets from two different ports hit the same policer such that one port has a large packet and the other has a short packet and the short packet arrives just after the large packet starts, the short packet will stop the backlog counting, resulting in potentially flagging the next frame for this policer as yellow when it should have been green. Because the policer is normally set up to not drop yellow, it should not cause an issue. This is only true of packets that arrive on different ports that share the same policer index.

**Workaround(s):** Ensure policers are unique to ports.

**i2187** ***MSMC: Cache Resize to 0 Refreshes Tags instead of Updating them***


---

**Details:** Data corruption (MSMC returning all 0's) occurs upon changing MSMC L3\$ Size from non-zero to zero and back to non-zero for lines that previously had cached dirty data in MSMC's L3\$ (DDR). A 0->N configuration directly after release of MSMC reset is not impacted by this issue.

MSMC internal cache resize transactions are always marked as *non-allocating* misses. Tags are only updated with new values on *allocating* misses and hits. This results in cache resize operations leaving the tags unchanged, while zeroing out the underlying data.

Because all existing TAGs remain in MSMC when changing L3 Cache Size but data is zeroed, subsequent reads to these previously cached lines will see all 0's returned for data.

**Workaround(s):** Reset MSMC after L3 Cache is resized from N to 0 and prior to resizing L3 from 0 to X. This workaround preserves data because the L3 Cache Size N -> 0 transition forces data into DDR allowing DDR (in self refresh) to contain valid data.

**i2188** ***VPAC, DMPAC: UTC ECC writeback on queue memory can cause TR corruption***


---

**Details:**

For the following queue buffers in VPAC and DMPAC UTC, UTC may hang or experience data corruption when ECC error injection is enabled through software control to collect diagnostics.

**i2188 (continued) *VPAC, DMPAC: UTC ECC writeback on queue memory can cause TR corruption***

---

Memory Name of affected queue buffers:

- dru\_utc\_vpac\_tpram\_dru\_queue\_buffer
- dru\_utc\_vpac\_tpram\_dru\_queue\_buffer2
- dru\_utc\_dmpac\_tpram\_dru\_queue\_buffer
- dru\_utc\_dmpac\_tpram\_dru\_queue\_buffer2

**Workaround(s):** Software must disable ECC injection on the aforementioned QUEUE memories to avoid causing UTC to hang.

Note: ECC check will still be functional during normal operation.

**i2189 *OSPI: Controller PHY Tuning Algorithm***

---

**Details:**

The OSPI controller uses a DQS signal to sample data when the PHY Module is enabled. However, there is an issue in the module which requires that this sample must occur within a window defined by the internal clock. Read operations are subject to external delays, which change with temperature. In order to guarantee valid reads at any temperature, a special tuning algorithm must be implemented which selects the most robust TX, RX, and Read Delay values.

**Workaround(s):** The workaround for this bug is described in detail in the application note spract2 (link: <https://www.ti.com/lit/spract2>). To sample data under some PVT conditions, it is necessary to increment the Read Delay field to shift the internal clock sampling window. This allows sampling of the data anywhere within the data eye. However, this has these side effects:

1. PHY Pipeline mode must be enabled for all read operations. Because PHY Pipeline mode must be disabled for writes, reads and writes must be handled separately.
2. Hardware polling of the busy bit is broken when the workaround is in place, so SW polling must be used instead. Writes must occur through DMA accesses, within page boundaries, to prevent interruption from either the host or the flash device. Software must poll the busy bit between page writes. Alternatively, writes can be performed in non-PHY mode with hardware polling enabled.
3. STIG reads must be padded with extra bytes, and the received data must be right-shifted.

**i2190 *CSI: CSI\_RX\_IF may enter unknown state following an incomplete frame***

---

**Details:**

When an incomplete frame with potential CRC error is received by the CSI2 interface, the module may enter an unknown state. In which case all the subsequent image frames will not be captured.

**Workaround(s):** Reset the CSI\_RX\_IF module.

**i2191 *ECC\_AGGR: Erroneous non-correctable parity error assertion for RAM80***

---

**Details:**

There are a set of signals on a system bus that require level shifters between voltage domains within the SOC. When the main voltage domain is not powered active, the level shifters maintain a default value to the downstream logic in the MCU domain.

One of these level shifters is driving an inverted value in that situation.

**i2191 (continued)      ECC\_AGGR: Erroneous non-correctable parity error assertion for RAM80**

If the ecc\_aggregator checks are enabled for that input source (ram\_ecc80) before the main domain is powered active, an incorrect "uncorrectable ecc parity" error assertion is generated in the MCU voltage domain and recorded in the error signaling module.

- Workaround(s):** Do not enable the impacted input source checking in the ECC aggregator until all voltage domains are in a functional state.
- Use a source IP from the main domain to enable that particular source to ensure the value is not impacted by the inversion.
- Before enabling in the ECC aggregator, the error interrupt must be cleared, as it will always occur in the conditions listed above.
- For any situation where the main voltage domain will be disabled/low power state, the input source checking in the ECC aggregator must be disabled as part of the sequence.

**i2196      IA: Potential deadlock scenarios in IA**


- Details:** The interrupt Aggregator (IA) has one main function, which is to convert events arriving on the Event Transport Lane (ETL) bus, can convert them to interrupt status bits which are used to generate level interrupts. The block that performed this function in IA version 1.0 was called the status event block.

In addition to the status event block, there are two other main processing blocks; the multicast event block, and the counted event block. The multicast block really functions as an event splitter. For every event it takes in, it can generate two output events. The counted event block is used to convert high frequency events into a readable count. It counts input events and generates output events on count transitions to/from 0 to/from non-zero count values. Unlike the status event block, the multicast and counted event blocks generate output ETL events that are then mapped to other processing blocks.

An issue was found after design that could cause the IA to deadlock. The issue occurs when event "loops" occur between these three processing blocks. It is possible to create a situation where a processing block can not output an event because the path is blocked, and since it can not output an event, it can not take any new input events. This inability to take input events prevents the output path from being able to unwind, and thus both paths remain blocked.

- Workaround(s):** [Figure 3-5](#) shows the conceptual block diagram of IA 1.0. Potential loops are avoided by adopting the policy of not allowing the counted event block to send events to the multicast block. This method was chosen because it is more common to split an event first, and then count one while sending the other elsewhere. With this path blocked by convention, it is not possible for a single event to visit any block more than once and thus not possible for paths to become blocked so long as the outputs remain unblocked.

**i2196** (continued) **IA: Potential deadlock scenarios in IA**



**Figure 3-5. Interrupt Aggregator Version 1.0**

By following the conventions outlined here, the system is safe from looping hazards that can create a deadlock scenario.

**i2197** **I3C: Slave mode is not supported**

**Details:** I3C Slave mode is not available. Only Master role on a single-master bus should be used.

**Workaround(s):** None. Only Master role on a single-master bus should be used.

**i2198** **DRU, UTC: Issue with setting ICNT3 to 0 when not being used**

**Details:** DRU/UTC won't recognize a TR as one dimensional if ICNT3 is set as 0. For the event generation or triggering hold of a TR on ICNT1 decrement. If ICNT2 and ICNT3 are not used they can usually be set as either 0 or 1 with the same effect. But in the case of doing the 1D trigger or event when pushing the TR to the queue a value of 0 on ICNT3 will not be seen as a 1D TR causing the TR to not remove the previous trigger or send the event on the end of the TR.

**Workaround(s):** The TR should always set ICNT 3 to 1 if it is not being used.

**i2199** **C71x: SE returning incorrect data when non-aligned transposed stream crosses AM1 circular buffer boundary**

**Details:** When AM1 refers to a larger circular buffer size than AM0, SE can reuse the wrong 64B line of data during non-aligned transposed streams. This occurs when one of the rows being transposed crosses the AM1 circular buffer boundary, but not the AM0 boundary.

**Workaround(s):** Have the transposed stream either be fully aligned, meaning that the start address and all scaled DIM values be multiples of 64B, or to not configure AM1 to be a larger circular addressing buffers size than AM0.

- i2200** ***RESET: TIMEOUT\_PER does not work when programmed to 0 value.***
- 
- Details:** The CTRLMMR\_WKUP\_MAIN\_POR\_TO\_CTRL[2:0].TIMEOUT\_PER hardware timeout count value does not work when programmed to 0. It will not immediately issue Main PORz.
- Workaround(s):** Program CTRLMMR\_WKUP\_MAIN\_POR\_TO\_CTRL[2:0].TIMEOUT\_PER to a non-zero value before setting CTRLMMR\_WKUP\_POR\_RST\_CTRL[0].POR\_RST\_ISO\_DONE\_Z. It would be OK to say that an immediate timeout (i.e. 0) is not allowed.
- 
- i2205** ***I3C: Command fetched during pending IBI is not properly processed in some cases***
- 
- Details:** Writing command by host during target-initiated IBI address byte reception may lead to improper command execution by controller, including incorrect frame generation.
- Workaround(s):** Host must disable IBI by sending Broadcast DISEC CCC before sending commands to the controller.
- 
- i2207** ***CBASS: Command Arbitration Blocking***
- 
- Details:** When the interconnect arbitrates commands from multiple sources, the higher priority request always takes precedence. Requests that are at the same priority level are arbitrated in round-robin fashion. The issue is after the higher priority request goes idle and there are two or more pending requests that are at the same priority level, the hardware selects one of them arbitrarily. A potential issue may arise when software polls from multiple sources to the same endpoint: after servicing the higher priority source, the hardware may repeatedly select the same lower priority source for access. That means other same-lower priority requests may be blocked for a long time, and in the worst case if there are dependencies between the polling sequences, the software may run into a livelock state.
- This issue only affects certain interconnect where in one switch module there are at least three sources that can access the same target simultaneously. Also note that when all requests are at the same priority level, the issue does not apply.
- Workaround(s):** When multiple sources are simultaneously polling from the same endpoint, and there is expected dependency based on the read data, ensure that all sources are sending the read commands at the same priority level. The source that breaks the dependency should be at equal or higher priority than other dependent sources.
- 
- i2208** ***CPSW: ALE IET Express Packet Drops***
- 
- Details:** This issue impacts the following Module:  
[J7ES] 9-port CPSW at 2.5G on ports 3-8
- The issue with ALE is due to CPSW frequency and IET operation with short express traffic and pre-empted packets that get pre-empted between 60-69 bytes on non-10G capable ports.
- If an IET pre-emptible packet get interrupted at 60-69 bytes, the lookup will occur when the next chunk arrives. The CPSW only gives the ALE 64 bytes from the pre-emptible MAC.
- As a result, a short express traffic lookup will start at the end of a 64 byte express traffic, but when the pre-empted queue continues, the pre-empted traffic will complete the 64 bytes and attempt a lookup for the pre-empt packet. But this lookup is less than 64 clocks from the express lookup start, so the express lookup will be aborted (express traffic dropped) and start the new lookup for the pre-empted traffic.



**i2208 (continued) CPSW: ALE IET Express Packet Drops**

---

Rules to induce the issue:

1. You are in IET (Interspersed Express Traffic) mode on ports not capable of 5/10G operation
2. Remote express packets can be preempt packets as low as 60 bytes
3. Pre-empt packet traffic that is 128 bytes or more.
4. Express traffic that interrupts the pre-empt traffic between 60-69 bytes.
5. A short express traffic immediately followed by the continuation of the pre-empt traffic.
  - a. Gap between express frame and pre-empt frame be its minimum.
6. The CPSW frequency is at its lowest capability for the speeds required.

**Workaround(s):** During IET negotiation, tell the remote to fragment at 128 bytes.

**i2210 R5FSS : ATB Flush requests are suppressed**

---

**Details:** This problem is relevant to Trace Tooling commonly found in Debuggers. R5FSS ATB Flush requests (AFVALID) initiated by the TBR or TPIU will not reach the R5FSS ETM. Because of this problem, ATB Flush requests will not propagate to the ETM and the corresponding ATB Flush acknowledge (AFREADY) is not guaranteed to indicate that buffers have been flushed.

**Workaround(s):** None.

**i2211 UFS: Hibernate Exit can result in link reinitialization**

---

**Details:** When operating in dual-lane mode using HS gears, data between lanes TX0 and TX1 of the UFS link can become skewed when entering/exiting hibernate. This is due to generation of extra Deskew Patterns (MK0, MK1 symbols) and will result in a NAC error being received from the Peer Device. UFS\_UECDL[14:0].EC will be set to 0x0001 when the NAC is received.

In response to the NAC, the Unipro link will drop out of HS mode and reinitialize to PWM mode.

**Workaround(s):** Disable all driver functions using DME\_HIBERNATE\_ENTER (0x17) and DME\_HIBERNATE\_EXIT (0x18) UIC command opcodes as well as disable Auto-Hibern8 features by setting the value of auto-hibernate timer to zero (AHIT register).

**i2213 C7x SE: SE Can Hang when a 2 dataphase transaction comes back with differing rstatuses**

---

**Details:** In rare circumstances, such as a particularly located, 2-bit uncorrectable error in memory that occurs within the data being streamed in through SE, a hang can occur within C7x. For this scenario to occur: the uncorrectable error must be the first error (parity or otherwise) that SE encounters; it must have particular alignment within the stream; and SE must be far enough ahead of C7x's consumption of data that SE allocates the line in its tags, then requests and receives the line before having room in its tags/internal structures to allocate the next line; thus, this is extremely unlikely to occur.

In normal use cases where SE is streaming from L2SRAM or MSMCSRAM, a particularly aligned, uncorrectable error is the only way that this bug can be encountered. If SE is used to stream from other endpoints, there are other particularly aligned errors that can cause this, but fetching from such endpoints has a much greater round trip time, so it is more unlikely for SE to be in the state where it can hang at the time of the response carrying the error returns to SE. When the hang occurs, the only way to recover is to fully reset the C7x.

**i2213** (continued) ***C7x SE: SE Can Hang when a 2 dataphase transaction comes back with differing rstatuses***

**Workaround(s):** Only action that can be taken is recovery. If C7x hangs, it must be reset.

**i2214** ***C66x: Writes to different endpoints can land out of order if not fenced***

**Details:** The bridge between the C66x and the interrupt aggregator can stall the transaction to clear the event. The trigger for the DRU from C66x goes through a different path, causing a potential race condition where the next event can be generated before the previous event is cleared. When this occurs, software loses an event and will be out of sync with the DRU operation.

**Workaround(s):** A fence operation should be used after the event clear write to ensure that it arrives before the next trigger is sent from the C66x.

**i2215** ***DRU: TR Submission can be corrupted by C7x writes coming out of order if Non-Atomic TR Submission Mechanism is Used***

**Details:** The C7x can allow writes to come out of order from how they are sent by the CPU. The Non-Atomic TR register in the DRU requires that the lowest byte of the TR is written last as that forces the other fields to be pushed into the TR queue. The out of order write will cause the wrong TR fields to be used if the last write does not come last causing for unexpected behavior from the DRU.

**Workaround(s):** The C7x should only use the Atomic TR submission method as this only requires a single 64 byte write for the TR submission.

**i2216** ***I3C: Command execution may fail during slave-initiated IBI address byte reception***

**Details:** An SoC host command to the I3C controller may lead to improper command execution by the controller, including incorrect frame generation, if the command was written while a slave-initiated IBI address byte reception is in progress.

In such case, the command response queue is incorrectly filled with responses. Additionally, if received IBI has no payload and is ACKed by Master, then slave fetched command causes incorrect frame issued over bus.

**Workaround(s):** Host needs to disable IBI by sending Broadcast DISEC CCC before sending commands to the controller.

**i2217** ***Recommended POST selection via MCU\_BOOTMODE[09:08]***

**Details:** The MCU\_BOOTMODE[09:08] pins can be used to configure the Power-on-Selftest (POST) mode of operation. The effect of the MCU\_BOOTMODE[09:08] depends on the TI factory setting for internal efuse override control. The options defined in the TRM are:

POST Config Pins		POST Sequence
MCU 9	MCU 8	
0	0	DMSC LBIST followed by MCU LBIST followed by PBIST <sup>(2)</sup>
0	1	DMSC LBIST and MCU LBIST in parallel followed by PBIST <sup>(2)</sup>
1	0	Reserved <sup>(2)</sup>
1	1	POST bypass <sup>(1)</sup>

The recommended MCU\_BOOTMODE[09:08] settings depends on the Device Type, as summarized in the Workaround section.

**i2217 (continued) Recommended POST selection via MCU\_BOOTMODE[09:08]**

The Device Type is identified by the part number Y/Device Type designator, which is described in the SoC Data Manual chapter 10. This is illustrated in the following diagram:




Figure 10-1. Printed Device Reference

**Workaround(s):**

- For Device Type = C, 5, D
- MCU\_BOOTMODE[09:08] pins are “don’t care” – overridden by efuse
  - Factory efuse post\_enable = 1
    - The SoC will run the POST sequence for “DMSC LBIST and MCU LBIST in parallel followed by PBIST” with a run-time of approximately 20 ms.
  - TI recommends MCU\_BOOTMODE[09:08] be set to ‘01’ to ensure compatibility with future devices.

For Device Type = G, 0

- MCU\_BOOTMODE[09:08] must be set to ‘11’ for “POST Bypass”.

**i2219**

**C7x SE: SE Returning incorrect rstatus for uTLB faults**

**Details:**

SE can overwrite previously recorded page faults before reporting them to the C7x CPU. This results in SE reporting page faults to the CPU with potentially corrupted error syndromes. While the accompanying error syndrome may be corrupted, when page faults occur they will always be reported with the correct failing virtual address.

**Workaround(s):**

If a page fault is returned by SE (IERR = 0x1, IESR[19:16] = 0x3), the user must analyze the system/software setup to determine the exact cause of failure without referencing the page fault syndrome (IESR[15:0]).

**i2221**

**CC: Invasive and Non-Invasive debug enable settings are reset by MCU\_RESETz**

**Details:**

The CTRLMMR\_MCUSEC\_CLSTR0\_CORE[1:0]\_DBG\_CFG registers are erroneously reset to default values after asserting MCU\_RESETz. They should only be reset on assertion of PORz. Therefore, any changes made to this register by software to affect Invasive and Non-invasive debug operation will be overwritten upon assertion of MCU\_RESETz.

**Workaround(s):**

Software should reprogram the CTRLMMR\_MCUSEC\_CLSTR0\_CORE[1:0]\_DBG\_CFG registers after MCU\_RESETz is asserted.

<b>i2227</b>	<b><i>R5FSS: Error interrupt CCM_COMPARE_STAT_PULSE_INTR incorrectly driven</i></b>
<b>Details</b>	<p>When modules on the device are functionally disabled/isolated to conserve power, any outputs from the device need to be held to a fixed value to avoid any downstream system issues.</p> <p>Error interrupt CCM_COMPARE_STAT_PULSE_INTR from R5FSS is incorrectly driven to an active high value when the R5FSS is isolated/disabled. This will be recorded as an error occurring in the device if the detection logic is enabled in the Error Signaling Module (ESM). By default the detection logic is disabled.</p>
<b>Workaround</b>	Do not enable ESM detection for this error until the R5FSS module is functionally active. Disable ESM detection for this error before disabling the R5FSS module.
<b>i2228</b>	<b><i>JTAG: TAP used by Debuggers may be inaccessible if TRSTn device pin is never asserted</i></b>
<b>Details</b>	If TRSTn is never observed LOW, access to the embedded Debugger scan chains might be blocked by uninitialized logic. JTAG bypass and Boundary Scan functionality is not affected.
<b>Workaround</b>	Prior to connecting a Debugger, ensure that the TRSTn pin is asserted LOW for 100ns and subsequently de-asserted HIGH at-least one time after device power on.

**i2229** ***AASRC: AASRC is not supported***

---

**Details** AASRC is not supported.

**Workaround** None.

<b>i2230</b>	<b><i>ICSSG: ICSSG is not supported</i></b>
<b>Revisions Affected</b>	1.1, 1.2
<b>Details</b>	ICSSG is not supported.
<b>Workaround</b>	None

**ADVANCE INFORMATION**

**i2232** **DDR: Controller postpones more than allowed refreshes after frequency change**

**Details**

When dynamically switching from a higher to lower clock frequency, the rolling window counters that control the postponing of refresh commands are not loaded correctly to scale to the lower clock frequency. This will result in controller postponing more refresh commands than allowed by the DRAM specification, thus violating refresh requirement for the DRAM.

**Workaround**

Workaround 1: Disable dynamic frequency change by programming DFS\_ENABLE = 0

Workaround 2: If switching frequency, program the register field values based on the pseudo code listed below. Note that the controller requires AREF\_\*\_THRESHOLD values to be programmed before triggering initialization. Their values cannot be changed during mission mode after initialization. Therefore, the value of these parameters must be the lowest of all values needed for every frequency change transition planned to be used.

```

if (old_freq/new_freq >= 7){
    if (PBR_EN==1) { // Per-bank refresh is enabled
        AREF_HIGH_THRESHOLD = 19
        AREF_NORM_THRESHOLD = 18
        AREF_PBR_CONT_EN_THRESHOLD = 17
        AREF_CMD_MAX_PER_TREF = 8
    }
    else { // Per-bank refresh is disabled
        AREF_HIGH_THRESHOLD = 18
        AREF_NORM_THRESHOLD = 17
        // AREF_PBR_CONT_EN_THRESHOLD <=== don't care, PBR not enabled
        AREF_CMD_MAX_PER_TREF = 8
    }
}
else {
    AREF_HIGH_THRESHOLD = 21
    AREF_NORM_THRESHOLD //<=== keep AREF_NORM_THRESHOLD < AREF_HIGH_THRESHOLD
    AREF_CMD_MAX_PER_TREF = 8
    if (PBR_EN==1) { // Per-bank refresh is enabled
        //keep AREF_PBR_CONT_EN_THRESHOLD < AREF_NORM_THRESHOLD < AREF_HIGH_THRESHOLD
        AREF_PBR_CONT_EN_THRESHOLD
    }
}
}

```

**ADVANCE INFORMATION**

**i2234** **UDMA: TR15 hangs if ICNT0 is less than 64 bytes**

**Details**

The UDMA always attempts to send the burst size for a transaction. If the actual ICNT0 is less than the minimum burst size of 64 the UDMA will wait for data that is never coming and will hang. If the EOL is set in the TR then the UDMA always sends the data for the last data regardless of the size allowing for the transfer to be sent.

**Workaround**

This can be worked around by setting the EOL to 1 in the TR

**i2235*****CBASS Null Error Interrupt Not Masked By Enable Register***

---

**Details**

There is optional feature in CBASS that adds the null error reporting MMR and interrupt source. When the feature is present and the interrupt is enabled, these two output ports: "err\_intr\_intr" (level interrupt source) and "err\_intr\_pls\_intr" (pulse interrupt source) will be asserted when an access to a null region occurs. The enable for the interrupt is in the ERR\_INTR\_ENABLE\_SET register (address offset 0x58).

The issue is CBASS ignores this enable bit, and as a result any null access always produces the interrupt sources/events.

**Workaround**

There is no spurious event due to this bug because of the default disable status of processor events. At system level, processors don't receive any event unless it's enabled in the associated GIC/VIM interrupt controller.

When the interrupt is enabled, and an interrupt does occur, write to the following registers at cclass level to clear it:

write 0x1 to the err\_intr\_enabled\_stat register, then write 0x1 to the err\_eoi register.



**i2238** ***PCIe: The 2-L SerDes PCIe Reference Clock Output can exceed the 5.0 GT/s Data Rate RMS jitter limit***

---

**Details** When operating the 2-L SerDes PCIe Reference Clock in Output mode, the RMS jitter of the clock may exceed the PCIe specification limit for the 5.0 GT/s Data Rate.

**Workaround** Option 1:  
Configure the Reference Clock output in Derived Refclk mode (as opposed to Received Refclk mode) and program the PLL configuration registers as follows:

Internal SSC mode requires no PLL configuration change.

For No SSC mode, the following registers should be written to change the PLL configuration:

- Set `cmn_pll1c_bwcal_mode0_preg` = 0x8706
- Set `cmn_pll1c_lf_coeff_mode0_preg` = 0x2005

Option 2:

Do not operate the PCIe interface at the 5.0 GT/s Data Rate.

Option 3:

Use an external clock source to supply the PCIe Reference Clock to both the Root Complex and End Point Devices of the Link.

Internal Note:

When measuring the Refclk output, the SerDes should be configured in the A2 state to power-down the TX/RX. This is consistent with the test methodology applied to external Refclk generators.

**i2239****PCIe: The 2-L SerDes PCIe Reference Clock Output is temporarily disabled while changing Data Rates****Details**

The 2-L SerDes PCIe Reference Clock Output will be temporarily disabled when either of the following occur:

- Scenario A: Changing Data Rates to or from 8.0 GT/s, because the SerDes Common PLL is reprogrammed during the speed change
- Scenario B: Changing Data Rates to or from any speed while the second lane of the SerDes is in a reset/powered-down state or used together with the first lane to form a two-lane link.
  - Examples of affected configurations include:
    - PCIe 1L with Second lane in reset/powered-down
    - PCIe 2L
  - Configurations not affected include:
    - PCIe + USB (with USB not in reset/powered-down)
    - PCIe + Ethernet (SGMII/QSGMII/XFI, not in reset/powered-down)

Some external PCIe components that are using the PCIe Reference Clock may not tolerate the disabling of the clock when changing data rates. However, the 2-L and 4-L SerDes in this Device family does not have an issue accepting this Reference Clock behavior. This means that a link that connects the 2-L or 4-L SerDes in one Device to the 2-L or 4-L SerDes in a second Device will not have an issue when one Device generates the Reference Clock and the other Device receives the Reference Clock.

**Workaround**

One workaround for both Scenario A and Scenario B is to use an external clock source to supply the PCIe Reference Clock to both the Root Complex and End Point Devices of the Link.

Scenario A can also be worked around by either of the following methods:

1. Use a Single Link PCIe configuration in which CMNPLLLC is used for all PCIe data rates (2.5GT/s, 5.0GT/s, and 8.0GT/s). PHY\_PLL\_CFG[0] should also be set to 1'b0 to prevent reprogramming of CMNPLLLC when changing Data Rates to/from 8.0 GT/s.
2. Do not operate the PCIe interface at the 8.0 GT/s Data Rate

Scenario B can also be worked around by either of the following methods:

- 1) Ensure that the second lane of the 2-L Serdes is out of reset, not part of a two-lane link, and not in a low-power state when the first lane is going through a speed change. One way to accomplish this is to setup dummy SerDes configurations on unused Lanes.

To setup a dummy Lane for the PCIe 1L configuration:

Setup second lane as USB or Q/SGMII. This can be done by configuring LANE\_FUNC\_SEL field in CTRLMMR\_SERDES\*\_LN1\_CTRL register in CTRL\_MMR0 space.

Also SERDES configuration has to be performed for the second lane based on the protocol selected.

Please note that USB or Q/SGMII on second lane is a dummy configuration and is not expected to be functional.

Force enable the second lane by setting P1\_FORCE\_ENABLE to 1'b1 in LANECTL1 register. P1\_ENABLE bit has to be retained at 1'b0.

Please note that if USB is selected for second lane, it is a dummy configuration and USB will not be functional. This is because forcing lane enable is not compatible with USB.

Q/SGMII can also be selected as dummy configuration if application is not using a given Q/SGMII instance. However, in case of Q/SGMII, this does not have to be a dummy configuration and it can be functional if required by application.

**i2239** (continued)

***PCIe: The 2-L SerDes PCIe Reference Clock Output is temporarily disabled while changing Data Rates***

---

To setup dummy Lanes for the PCIe 2L configuration:

Setup a second SERDES to supply reference clock to refclk\_p/refclk\_n SERDES pins. For example if SERDES0 is being used for PCIe 2L then SERDES1/SERDES2/SERDES3 can be used as the second SERDES.

Select USB or Q/SGMII or PCIe (different instance than one being worked around) to be used on both lanes of the second SERDES using CTRLMMR\_SERDES\*\_LN\*\_CTRL register. If USB is the selected protocol, second lane has to be marked as "Not used" in this register, but both lanes of SERDES have to be configured for USB.

Also program SERDES as per the selected protocol. Please note that this second SERDES is acting as a dummy configuration and is not expected to be functional. As a result, the SERDES and the Controller instance not used by the application has to be selected.

Force enable both lanes of the SERDES by setting P0\_FORCE\_ENABLE to 1'b1 in LANECTL0 register and P1\_FORCE\_ENABLE to 1'b1 in LANECTL1 register. P0\_ENABLE and P1\_ENABLE bits have to be retained at 1'b0.

Leave REFCLKP and REFCLKN pins of the first SERDES unconnected. Instead use REFCLKP and REFCLKN pins of the second SERDES to supply reference clock to link partner.

Provide same SOC internal reference clock to both first and second SERDES. This is important to ensure that the reference clock going to pins is phase aligned and within jitter limits with respect to the serial pins on the first SERDES.

2) Only operate the PCIe interface at the 2.5 GT/s Data Rate

<b>i2244</b>	<b><i>DDR: Valid stop value must be defined for write DQ VREF training</i></b>
<b>Details</b>	The DDR PHY uses start, stop, and step-size values for write DQ VREF training. If the stop value is not equal to the start value + a multiple of the step-size, then the final VREF setting can go beyond the maximum VREF range, causing the training to hang.
<b>Workaround</b>	Program the stop value as follows:  PI_WDQLVL_VREF_INITIAL_STOP = (multiple of PI_WDQLVL_VREF_INITIAL_STEPSIZE) + PI_WDQLVL_VREF_INITIAL_START
<b>i2245</b>	<b><i>DMSC: Firewall Region requires specific configuration</i></b>
<b>Details</b>	The ECC Aggregator inside DMSC (DMSC0_ECC_AGGR) has an endpoint firewall which is used to protect this region. By default, this firewall blocks all the transactions except from the M3 core inside DMSC.
<b>Workaround</b>	If another processor or endpoint needs to access DMSC0_ECC_AGGR region, software shall configure the firewall region with starting address 0x0 and end address 0xFFFF_FFFF, using the CBASS_FW_REGION_i_START_ADDRESS and END_ADDRESS registers associated with the DMSC0_ECC_AGGR region. This is the only allowable address configuration for this region.
<b>i2246</b>	<b><i>PCIe: Automatic compliance entry fails when unused SERDES lanes are not assigned to PCIe Controller</i></b>
<b>Details</b>	<p>PCIe fails to enter compliance state when connected to a passive load. This happens when unused SERDES lanes are not assigned to PCIe Controller. For example, if PCIe is configured in 1 lane mode, then compliance entry fails if only lane 0 of SERDES is assigned to PCIe Controller and lanes 1, 2, and 3 are not assigned to PCIe Controller.</p> <p>Status signals going from SERDES to PCIe Controller are tied-off when a lane is not assigned to PCIe. Signal indicating electrical idle is incorrectly tied-off to a state that indicates non-idle. As a result, Controller sees unused lanes to be out of electrical idle (indicating that the lane is not connected to passive load) and this prevents compliance entry.</p> <p>Please note that this issue only affects automatic compliance entry mechanism when connected to passive load (for example a scope that presents termination in its receive lines but does not bring its transmit lines out of electrical idle). This issue does not affect Enter Compliance or Compliance Receive mechanisms defined by PCIe specification.</p>
<b>Workaround</b>	Only available workaround is to assign all SERDES lanes to PCIe during compliance validation.
<b>i2249</b>	<b><i>OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable</i></b>
<b>Details</b>	<p>The OSPI Internal PHY Loopback mode and Internal Pad Loopback mode uses “launch edge as capture edge” (same edge capture, or 0-cycle timing).</p> <p>The programmable receive delay line (Rx PDL) is used to compensate for the round trip delay (Tx clock to Flash device, Flash clock to output and Flash data to Controller).</p> <p>In the case of internal and IO loopback modes, the total delay of the Rx PDL is not sufficient to compensate for the round trip delay, and thus these modes cannot be used.</p> <p>The table below describes the recommended clocking topologies in the OSPI controller. All other modes not described here are affected by the advisory in DDR mode and are not recommended clocking topologies.</p>

**i2249** (continued)

***OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable***

**Table 3-6. OSPI Clocking Topologies**

Clocking Mode Terminology	CONFIG_REG.PHY_MODE_ENABLE	READ_DATA_CAPTURE.BYPASS	READ_DATA_CAPTURE.DQS_EN	Board implementation
No Loopback, no PHY	0 (PHY disabled)	1 (disable adapted loopback clock)	X	None. Relying on internal clock. Max freq 50MHz.
External Board Loopback with PHY	1 (PHY enabled)	0 (enable adapted loopback clock)	0 (DQS disabled)	External Board Loopback (OSPI_LOOPBACK_CLK_SEL = 0)
DQS with PHY	1 (PHY enabled)	X (DQS enable has priority)	1 (DQS enabled)	Memory strobe connected to SOC DQS pin

**Workaround**

None. Please use one of the unaffected clocking modes based on the table in the description

**i2253**

***PRG: CTRL\_MMR\_STAT registers are unreliable indicators of POK threshold failure***

**Details**

The POK overvoltage and undervoltage flags in the CTRL\_MMR PRG STAT registers are unreliable indicators of whether the POK has seen a failure. As a result, they are being marked as Reserved in the device Technical Reference Manual (TRM).

**Workaround**

The filtered POK output updates ESM flags.

Upon POK initialization (i.e. enable), the ESM flags should be cleared (due to comparisons carried out during the bandgap and / or the POK settling time). After this initial clear, the ESM flags can be used as a reliable indicator of failure (or no failure) from the POKs.

**i2257**

***Boot: xSPI boot mode redundant image boot failure***

**Details**

xSPI boot is not able to boot from redundant image offset at 0x400000 when image at offset 0x0 is corrupted. xSPI boot failure API in the ROM does not handle the header check for xSPI properly.

**Workaround**

For xSPI 1S mode operation, enable SPI as backup boot mode. Note that this workaround does not apply to xSPI SFDP and 8D modes. No workaround exists for SFDP and 8D modes.

**i2271**

***C7x SE: SE Can Hang on Page Fault/UMC Error Occurring During SEBRK***

**Details**

When SE receives an error response from either the uTLB (page fault) or from UMC (2-bit error, addressing error, permissions error, etc.) for an active tag it halts execution of SE's fetching FSM. The final step in handling an SEBRK is to restart execution of that same FSM.

If both of these events occur with specific timing, then SE will not properly restart execution of the fetching FSM and SE will hang. This will result in the C7x CPU hanging on the next SE reference.

**Workaround**

Once hung, the only resolution is to reset the C7x corepac.

<b>i2274</b>	<b><i>DDR: Including DDR in BSCAN causes current alarm on the DDR supply</i></b>
<b>Details</b>	BSCAN causes current alarm trips when DDR is included. Customers using BSCAN should be warned of this issue to preclude the DDR in the scan chain during boundary scan. This only affects device packages which have DDR interface pinned out.
<b>Workaround</b>	Remove DDR from the scan chain when performing boundary scan. If DDR interface is not pinned out, this errata does not apply.
<b>i2275</b>	<b><i>DMSC Secure Boot ROM: Potential Secure Boot vulnerability with explicit EC curve parameters in X.509 certificate</i></b>
<b>Details</b>	<p>Boot ROM supports use of EC Root-of-Trust keys. However, the ROM implementation used explicit curve parameters specified in the X.509 certificate to save ROM memory.</p> <ul style="list-style-type: none"> <li>• The issue is that explicitly defined EC parameters could replicate known public keys — using legitimate, but different, private keys — if the curve parameters were explicitly defined.</li> <li>• NIAP (the US Common Criteria Scheme) recently published a series of technical decisions (TDs) about the use of ECDSA X.509 certificates crossing numerous Protection Profiles.</li> <li>• According to RFC 5480, section 2.1.1, using explicitly defined EC parameters is NOT permitted for X.509 certificates.</li> </ul> <p>Use of named curve extensions binds the public key and curve type to prevent this.</p> <p>Ref:</p> <ol style="list-style-type: none"> <li>1. Overview <a href="https://lightshipsec.com/explicitly-parameterized-ecdsa-x-509-certificates/">https://lightshipsec.com/explicitly-parameterized-ecdsa-x-509-certificates/</a></li> <li>2. Microsoft vulnerability <a href="https://msrc.microsoft.com/update-guide/vulnerability/CVE-2020-0601">https://msrc.microsoft.com/update-guide/vulnerability/CVE-2020-0601</a></li> <li>3. Sect. 2.1.1 advises against explicit curve parameters in PKI <a href="https://tools.ietf.org/html/rfc5480">https://tools.ietf.org/html/rfc5480</a></li> </ol>
<b>Workaround</b>	Use RSA Root Keys for affected device variants and revisions. Do not use EC Private Root Keys which require explicit form.
<b>i2277</b>	<b><i>POK: De-Glitch (filter) is based upon only two samples</i></b>
<b>Details</b>	<p>The POK is sampled on an approximate period of 1.25us. The "near-by" sample history is saved in a circular buffer. The De-Glitch (filter) is designed to AND the last <math>n</math> entries from the sample history in order to generate the output (to the ESM).</p> <p>The De-Glitch filter checks only the last entry (0th) and four samples ago (3rd). The filter ANDs these two results (instead of 4) in order to generate the FAIL output to the ESM.</p> <p>Notice that when the POK is set to monitor a fixed threshold (UV or OV but not set to ping-pong), the un-checked samples will be used.</p> <p>Using J7ES as an example: On the next sample of the POK, the previously ignored 2nd sample will be incremented to the 3rd place and will therefore be included in the generation of the FAIL output.</p> <p>When the POKs are controlled in a ping-pong manner, the skipped samples will be discarded.</p>
<b>Workaround</b>	<p>There is no workaround.</p> <p>However, the intent of the De-Glitch (filtering) is to insure that a discrete voltage dip or rise does not trigger FAIL. The sampling of two points significantly separated in time means that the voltage dip / rise was not a single isolated event.</p>

<b>i2277</b> (continued)	<p><b><i>POK: De-Glitch (filter) is based upon only two samples</i></b></p> <hr/> <p>Since the filter requires all N samples to fail before generating a FAIL signal to the ESM, the inclusion of 2 points instead of N makes this circuit more sensitive.</p>
<b>i2278</b>	<p><b><i>MCAN: Message Transmit order not guaranteed from dedicated Tx Buffers configured with same Message ID</i></b></p> <hr/>
<b>Details</b>	<p>The erratum is limited to the case when multiple Tx Buffers are configured with the same Message ID (TXBC.NDTB &gt; 1).</p> <p>Under the following conditions, a message may be transmitted out of order:</p> <ul style="list-style-type: none"> <li>• Multiple Tx Buffers configured with the same Message ID</li> <li>• Tx requests for these Tx Buffers are submitted sequentially with delays between each</li> </ul>
<b>Workaround</b>	<p>Workaround #1:</p> <p>After writing the Tx messages with same Message ID to the Message RAM, request transmission of all these message concurrently by single write access to TXBAR. Make sure none of these messages have a pending Tx request before making the concurrent request.</p> <p>Workaround #2:</p> <p>Use the Tx FIFO instead of dedicated Tx Buffers (set bit MCAN_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several messages with the same Message ID in a specific order.</p>
<b>i2279</b>	<p><b><i>MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same Message ID</i></b></p> <hr/>
<b>Details</b>	<p>The erratum updates the descriptions in Section 3.5.2 Dedicated Tx Buffers and 3.5.4 Tx Queue of the M_CAN User's Manual related to message transmission from multiple dedicated Tx Buffers configured with the same Message ID.</p>
<b>Workaround</b>	<p>Workaround #1:</p> <p>After writing the Tx messages with same Message ID to the Message RAM, request transmission of all these message concurrently by single write access to TXBAR. Make sure none of these messages have a pending Tx request before making the concurrent request.</p> <p>Workaround #2:</p> <p>Use the Tx FIFO instead of dedicated Tx Buffers (set bit MCAN_TXBC[30] TFQM = 0 to use Tx FIFO) for the transmission of several messages with the same Message ID in a specific order.</p>
<b>i2283</b>	<p><b><i>Restrictions on how CP Tracer Debug Probes can be used</i></b></p> <hr/>
<b>Details</b>	<p>Some CP Tracer bus probes do not receive the full SoC physical address but only a minimal set that was relevant to endpoint being monitored. This limits the usefulness of the probe in the SoC Analysis &gt; Traffic Profiling feature in CCS.</p> <ol style="list-style-type: none"> <li>1) Address Filtering / Matching : User would typically input the full 36b/40b (depending on device) address for any address-qualified bus probe jobs.</li> <li>2) Decoding of transaction trace : User would expect that the address provided in the decoded stream was the full 36b/40b physical address of the transaction.</li> </ol> <p>Affected probes:</p>

<b>i2283</b> (continued)	<b><i>Restrictions on how CP Tracer Debug Probes can be used</i></b>
	J7ES
<b>Workaround</b>	none
<b>i2305</b>	<b><i>ICSSG: PRU RAM WRT during active FDB lookup write data corruption</i></b>
<b>Details</b>	The PRU Filter Data Base (FDB) RAM write can cause FDB RAM to get corrupted.
<b>Workaround</b>	<ol style="list-style-type: none"> <li>1. Do not allow PRU FDB writes during New Packets, which can be achieved by taking the port down</li> </ol> <p>OR</p> <ol style="list-style-type: none"> <li>2. PRU FDB RAM write can only happen during safe zone, ie check for start of frame (SOF0/SOF1) and calculate safe zone depending on transfer speeds (100MHz or 1GHz)</li> </ol>
<b>i2306</b>	<b><i>ROM Code: Need to turn off internal termination resistors in SERDES</i></b>
<b>Details</b>	The SERDES implementation in this device has internal termination resistors enabled by default. During PCIe boot, the ROM code does not disable these termination resistors, which results in reduced voltage swing of the PCIe reference clock, potentially less than the minimum limit defined for a PCIe reference clock. This can result in PCIe boot failure.
<b>Workaround</b>	None
<b>i2307</b>	<b><i>Boot: ROM does not properly select OSPI clocking modes based on BOOTMODE</i></b>
<b>Details</b>	The ROM bootloader only selects an internal loopback mode for SPI/QSPI/OSPI/xSPI boot, regardless of the lclk field value selected by the BOOTMODE pins (see the device specific TRM for BOOTMODE pin mappings), which is intended to allow the user to choose an internal or external clocking method. This results in less flexibility in board topology in customers designs. Customers intending to use the external board loopback mode could see timing issues in ROM boot because the external loopback clock is not being used.
<b>Workaround</b>	The topology of the OSPI design must not use "External Board Loopback" if planning to use OSPI as a boot source. All other clocking topologies (including internal loopback or DQS) can be used. Refer to the device specific datasheet, section "Applications, Implementation, and Layout" for supported clocking topologies using OSPI.
<b>i2310</b>	<b><i>USART: Erroneous clear/trigger of timeout interrupt</i></b>
<b>Details:</b>	The USART may erroneously clear or trigger the timeout interrupt when RHR/MSR/LSR registers are read.
<b>Workaround(s):</b>	<p>For CPU use-case.</p> <p>If the timeout interrupt is erroneously cleared:</p> <ul style="list-style-type: none"> <li>-This is OK since the pending data inside the FIFO will retrigger the timeout interrupt</li> </ul> <p>If timeout interrupt is erroneously set, and the FIFO is empty, use the following SW workaround to clear the interrupt:</p> <ul style="list-style-type: none"> <li>- Set a high value of timeout counter in TIMEOUTH and TIMEOUTL registers</li> <li>- Set EFR2 bit 6 to 1 to change timeout mode to periodic</li> </ul>



**i2310 (continued) *USART: Erroneous clear/trigger of timeout interrupt***

---

- Read the IIR register to clear the interrupt
  - Set EFR2 bit 6 back to 0 to change timeout mode back to the original mode
- For DMA use-case.

If timeout interrupt is erroneously cleared:

- This is OK since the next periodic event will retrigger the timeout interrupt
- User must ensure that RX timeout behavior is in periodic mode by setting EFR2 bit6 to 1

If timeout interrupt is erroneously set:

- This will cause DMA to be torn down by the SW driver
- OK since next incoming data will cause SW to setup DMA again

**i2311 *USART Spurious DMA Interrupts***

---

**Details:** Spurious DMA interrupts may occur when DMA is used to access TX/RX FIFO with a non-power-of-2 trigger level in the TLR register.

**Workaround(s):**

Use power of 2 values for TX/RX FIFO trigger levels (1, 2, 4, 8, 16, and 32).

**i2312 *MMCSd: HS200 and SDR104 Command Timeout Window Too Small***

---

**Details:** Under high speed HS200 and SDR104 modes, the functional clock for MMC modules will reach up to 192 MHz. At this frequency, the maximum obtainable timeout through of MMC host controller using MMCSd\_SYSCTL[19:16] DTO = 0xE is  $(1/192\text{MHz}) \times 2^{27} = 700\text{ms}$ . Commands taking longer than 700ms may be affected by this small window frame.

**Workaround(s):**

If the command requires a timeout longer than 700ms, then the MMC host controller command timeout can be disabled (MMCSd\_CON[6] MIT=0x1) and a software implementation may be used in its place. Detailed steps as follows (in Linux):

1. During MMC host controller probe function (omap\_hsmmc.c:omap\_hsmmc\_probe()), inform processor that the host controller is incapable of supporting all the necessary timeouts.
2. Modify the MMC core software layer functionality so the core times out on its own when the underlying MMC host controller is unable to support the required timeout.

**i2320 *UDMA and UDMAP : Descriptors and TRs required to be returned unfragmented***

---

**Details** The UDMA and UDMAP require that the descriptors and TRs are placed in a memory subsystem that returns the descriptor or TR without any fragmenting of the descriptors. However, there are some memories that contain a fragmentation bridge, which makes them not available for holding the descriptors and TRs.

For this device, the R5 TCM memory cannot hold descriptors or TRs for UDMA or UDMAP

**Workaround** None

**i2329****MDIO: MDIO interface corruption (CPSW and PRU-ICSS)****Details:**

It is possible that the MDIO interface of all instances of CPSW and PRU-ICSS peripherals (if present) returns corrupt read data on MDIO reads (e.g. returning stale or previous data), or sends incorrect data on MDIO writes. It is also possible that the MDIO interface becomes unavailable until the next peripheral reset (either by LPSC reset or global device reset with reset isolation disabled in case of CPSW).

Possible system level manifestations of this issue could be (1) erroneous ethernet PHY link down status (2) inability to properly configure an ethernet PHY over MDIO (3) incorrect PHY detection (e.g. wrong address) (4) read or write timeouts when attempting to configure PHY over MDIO.

For boot mode (only CPSW if supported), there is no workaround to guarantee the primary ethernet boot is successful. If this exception occurs during primary boot, the boot may possibly initiate retries which may or may not be successful. If the retries are unsuccessful, this would result in an eventual timeout and transition to the backup boot mode (if one is selected). If no backup boot mode is selected, then such failure will result in a timeout and force device reset via chip watchdog after which the complete boot process will restart again.

To select a backup boot option (if supported), populate the appropriate pull resistors on the boot mode pins. See boot documentation for each specific device options, but the typical timeout for primary boot attempts over ethernet is 60 seconds.

**Workaround(s):**

On affected devices, following workaround should be used:

**MDIO manual mode: applicable for PRU-ICSS and for CPSW.**

MDIO protocol can be emulated by reading and writing to the appropriate bits within the MDIO\_MANUAL\_IF\_REG register of the MDIO peripheral to directly manipulate the MDIO clock and data pins. Refer to TRM for full details of manual mode register bits and their function.

In this case the device pin multiplexing should be configured to allow the IO to be controlled by the CPSW or PRU-ICSS peripherals (same as in normal intended operation), but the MDIO state machine must be disabled by ensuring MDIO\_CONTROL\_REG.ENABLE bit is 0 in the MDIO\_CONTROL\_REG and enable manual mode by setting MDIO\_POLL\_REG.MANUALMODE bit to 1.

*Contact TI regarding implementation of software workaround.*

**Note**

If using Ethernet DLR (Device Level Ring) (on CPSW or PRU-ICSS) or EtherCat protocol (on PRU-ICSS) there may be significant CPU or PRU loading impact to implement the run-time workaround 1 due to required polling interval for link status checks. Resulting system impact should be considered.


In case of PRU-ICSS, the loading of the software workaround may be reduced by using the MLINK feature of MDIO to do automatic polling of link status via the MIIx\_RXLINK input pin to PRU-ICSS which must be connected to a status output from the external PHY which does not toggle while the link is active. Depending on the specified behavior of the external PHY device, this PHY status output may be LED\_LINK or LED\_SPEED or the logic OR of LED\_LINK and LED SPEED. Refer to the MDIO section of TRM for details on using the MLINK feature of MDIO. This feature is not available on the CPSW peripheral.

For EtherCAT implementation on PRU-ICSS, the software workaround will be done in RTUx/ TX\_PRUx Core. The core will have to be dedicated for workaround, which means this can't be used for other purpose. The implementation will support two user access channels for MDIO access. This provides option for R5f core and PRU core to have

**i2329 (continued) MDIO: MDIO interface corruption (CPSW and PRU-ICSS)**

independent access channel. The APIs will be similar to the ones we will have in RTOS Workaround implementation.

EtherCAT will continue to use PHY fast link detection via MDIO MLINK bypassing state m/c for link status (as this path is not affected by errata). This makes sure that cable redundancy related latency requirements are still met.



**Figure 3-6. MDIO Emulation via Manual Mode using PRU Core**

**i2351 OSPI: Direct Access Controller (DAC) does not support Continuous Read mode with NAND Flash**

**Details:**

The OSPI Direct Access Controller (DAC) doesn't support Continuous Read mode with NAND Flash since the OSPI controller can deassert the CSn signal (by design intent) to the Flash memory between internal DMA bus requests to the OSPI controller.

The issue occurs because "Continuous Read" mode offered by some OSPI/QSPI NAND Flash memories requires the Chip Select input to remain asserted for an entire burst transaction.

The SoC internal DMA controllers and other initiators are limited to 1023 B or smaller transactions, and arbitration/queuing can happen both inside of the various DMA controllers or in the interconnect between any DMA controller and the OSPI peripheral. This results in delays in bus requests to the OSPI controller that result in the external CSn signal being deasserted.

- i2351** (continued) ***OSPI: Direct Access Controller (DAC) does not support Continuous Read mode with NAND Flash***
- 
- NOR Flash memories are not affected by CSn de-assertion and Continuous Read mode works as expected.
- Workaround(s):** Software can use page/buffered read modes to access NAND flash.
- i2362** ***10-100M SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure***
- 
- Details:** The CPSW SGMII module outputs up to 5 bytes of 0x50 preamble data when in 10/100 mode and there is an odd number of clocks between packets. All bytes should be 0x55. In 1000Mbps mode, which does not have the issue, there are seven 0x55's in the preamble previous to the SFD. In 100Mbps mode there are 70 bytes in the preamble before the SFD (because the data is replicated 10 times from 1000Mbps mode). The first five bytes of the seventy can be 0x50 when the issue occurs. This issue has been undetected until now due to testing only with the PHYs that allow the preamble to be eroded and don't care about the actual data in the first number of bytes. However, this issue was recently detected with a Marvel PHY (88Q1111 or similar) that looks at the preamble data and makes packet keep/discard decisions based on preamble data of 0x50.
- Workaround(s):** The workaround options are:
1. Use 1000M mode which does not have the issue.
- OR
2. Use a TI PHY (DP83869 or similar) or any other PHY which can erode/ignore the preamble data in 10/100/1000M mode.
- i2366** ***Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D-8D operation***
- 
- Details:** JEDEC spec JESD216 - SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP) details the parameter table used in certain serial flash devices to describe features and how to communicate/configure the device. The ROM interprets relevant portions of the SFDP for a device's features (such as a how to change from 1S-1S-1S to 8D-8D-8D mode), but does not properly comprehend a flash device that requires:
- A swapped byte order in 8D-8D-8D mode compared to 1S-1S-1S mode
  - A command extension that in 8D-8D-8D mode that requires a different command than the first byte sent (such as an inversion of the opcode or another unique byte)
- Workaround(s):** Review the SFDP table of any candidate flash memory that is compliant with JEDEC JESD216; in most cases vendors do not publish this table and can instead be requested from the flash vendor. If the 18th DWORD of the JEDEC Basic Flash Parameter table has bit 31 with a value of "1b", then the memory must be programmed with a swapped byte order from the factory or programmed with the SoC. If bits [30:29] have a value other than "00b" then it will not work with any bootmodes in 8D-8D-8D mode. Avoid using any 8D-8D-8D bootmodes with that flash device as a result.
- i2371** ***Boot: ROM code may hang in UART boot mode during data transfer***
- 
- Details:** Due to advisory i2310, it is possible for ROM code execution to hang during UART boot. The software workaround presented in i2310 is not implemented in ROM, and thus an erroneous timeout interrupt can be triggered in an unexpected state. This can prevent the ROM from being able to clear this interrupt and therefore hang.

**i2371** (continued)     ***Boot: ROM code may hang in UART boot mode during data transfer***

---

This can manifest any time UART boot mode is used or when UART is used as the boot interface to enable production flows such as UniFlash or programming eFuses with OTP Keywriter.

**Workaround(s):**     None. Another boot interface should be used.

**i2383*****OSPI: 2-byte address is not supported in PHY DDR mode***

---

**Details:**

When the OSPI controller is configured for 2-byte addressing in PHY DDR Mode, an internal state machine mis-compares the number of address bytes transmitted to a value of 1 (instead of 2). This results in a state machine lockup in the address phase, rendering PHY DDR mode non-operable.

This issue does not occur when using any Tap mode or PHY SDR mode. This issue also doesn't occur when using 4 byte addressing in PHY DDR mode.

**Workaround(s):**

For compatible OSPI memories that have programmable address byte settings, set the amount of address bytes required from 2 to 4 on the flash. This may involve sending a specific command to change address bytes and/or writing a configuration register on the flash. Once done, update the amount of address bytes sent in the controller settings from 2 to 4.

For compatible OSPI memories that only support 2-byte addressing and cannot be re-programmed, PHY DDR mode will not be compatible with that memory. Alternative modes include:

PHY SDR mode

TAP (no-PHY) DDR mode

TAP (no-PHY) SDR mode

## Trademarks

HyperBus™ is a trademark of Cypress Semiconductor Corporation.

Arm® is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All trademarks are the property of their respective owners.

## Revision History

### Changes from September 1, 2022 to June 10, 2023 (from Revision C (September 2022) to Revision D (June 2023))

	Page
• Added Advisory i2151; ADC: Debounce time control register.....	41
• Added Advisory i2178; PLL: Corrupted writes to CAL_IN field of PLL12_CAL_CTRL register.....	50
• Added i2200; RESET: TIMEOUT_PER does not work when programmed to 0 value.....	56
• Added Advisory i2221; CC: Invasive and Non-Invasive debug enable settings are reset by MCU_RESETz..	59
• Updated Description and Workaround for i2227; R5FSS: Error interrupt CCM_COMPARE_STAT_PULSE_INTR incorrectly driven.....	60
• Added i2246; PCIe: Automatic compliance entry fails when unused SERDES lanes are not assigned to PCIe Controller.....	68
• Added Advisory i2249; OSPI: Internal PHY Loopback and Internal Pad Loopback clocking modes with DDR timing inoperable.....	68
• Added Advisory i2253; PRG: CTRL_MMR_STAT registers are unreliable indicators of POK threshold failure	69
• Added Advisory i2274; DDR: Including DDR in BSCAN causes current alarm on the DDR supply.....	70
• Added Advisory i2283; Restrictions on how CP Tracer Debug Probes can be used.....	71
• Added Advisory i2305; ICSSG: PRU RAM WRT during active FDB lookup write data corruption.....	72
• Added Advisory i2306; ROM Code: Need to turn off internal termination resistors in SERDES.....	72
• Added Advisory i2312; MMCSD: HS200 and SDR104 Command Timeout Window Too Small.....	73
• Added Usage Note i2351; OSPI: Controller does not support Continuous Read mode with NAND Flash.....	75
• Added Advisory i2362; 10-100M SGMII: Marvell PHY does not ignore the preamble byte resulting in link failure.....	76
• Added Advisory i2366; Boot: ROM does not comprehend specific JEDEC SFDP features for 8D-8D-8D operation.....	76
• Added Advisory i2371; Boot: ROM code may hang in UART boot mode during data transfer.....	76
• Added Advisory i2383; OSPI: 2-byte address is not supported in PHY DDR mode.....	78



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated