TIDUEG2C March 2019 – March 2020
In this lab, the voltage loop, Gv, is closed with a resistive load at the output on the secondary side. Figure 58 shows the complete software diagram for this build. Hardware is assumed to be set up as shown in Figure 33.